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Abstract 
This Ph.D. thesis aims at investigating the effect of state feedback cross‐coupling 
decoupling of the capacitor voltage on the dynamics performance of Voltage Source 
Inverters for standalone microgrids/Uninterruptible Power Supply systems. 
Computation and PWM delays are the main factors which limit the achievable 
bandwidth of current regulators in digital implementations. In particular, the 
performance of state feedback decoupling is degraded because of these delays.  
Two decoupling techniques aimed at improving the transient response of voltage 
and current regulators are investigated, named nonideal and ideal capacitor voltage 
decoupling respectively. In particular, the latter solution consists in leading the 
capacitor voltage on the state feedback decoupling path in order to compensate for 
system delays. Practical implementation issues are discussed with reference to both the 
decoupling techniques. Moreover, different resonant regulators structures for the inner 
current loop are analysed and compared to investigate which is the most suitable for 
standalone microgrid applications. 
A design methodology for the voltage loop, which considers the closed loop 
transfer functions developed for the inner current loop, is also provided. Proportional 
resonant voltage controllers tuned at specific harmonic frequencies are designed 
according to the Nyquist criterion taking into account application requirements. For this 
purpose, a mathematical expression based on root locus analysis is proposed to find the 
minimum value of the resonant gain at the fundamental frequency.  
The exact model of the output LC filter of a three‐phase inverter is derived in the z‐
domain. The devised formulation allows the comparison of two techniques based on a 
lead compensator and Smith predictor structure. These solutions permit the bandwidth 
 
of the current regulator to be widened while still achieving good dynamic performance. 
As a consequence, the voltage regulator can be designed for a wide bandwidth and even 
mitigates odd harmonics arising with unbalance loads supply. Discrete‐time domain 
implementation issues of an anti‐wind up scheme are discussed as well, highlighting the 
limitations of some discretization methods. 
Experimental tests performed in accordance to Uninterruptible Power Supply 
standards verify the theoretical analysis. 

  
 
  
Sommario 
La presente tesi di dottorato si propone di indagare l'effetto del disaccoppiamento 
della tensione capacitiva e della corrente induttiva sulle prestazioni dinamiche di 
convertitori elettronici controllati in tensione nel campo applicativo delle microreti e 
gruppi statici di continuità in isola. I ritardi di attuazione imputabili al calcolo 
computazionale e aggiornamento delle variabili campionate rappresentano i principali 
fattori che limitano l’ampiezza di banda dei regolatori in campo digitale. Nello 
specifico, le prestazioni dinamiche dovute al disaccoppiamento delle variabili di stato 
controllate sono deteriorate a causa di questi ritardi. 
Due tecniche di disaccoppiamento volte a migliorare la risposta dinamica transitoria 
di regolatori di tensione e corrente sono analizzate, denominate disaccoppiamento della 
tensione capacitiva non ideale ed ideale, rispettivamente. In particolare, quest'ultima 
soluzione consiste nel progettare un compensatore di anticipi sul ramo di retroazione di 
disaccoppiamento per compensare i ritardi di sistema. Sono a proposito discussi i 
conseguenti problemi d’implementazione con riferimento alle diverse tecniche di 
disaccoppiamento.  
Nel seguito, sono analizzate diverse strutture di controllori proporzionali risonanti 
per il regolatore di corrente e confrontate in modo da identificare la struttura più adatta 
per applicazioni di microreti in isola. 
E’ anche analizzata una metodologia di progettazione del regolatore di tensione, che 
considera le funzioni di trasferimento ad anello chiuso sviluppate per l'anello interno di 
corrente. I regolatori di tensione basati su controllori proporzionali risonanti a specifiche 
frequenze armoniche sono progettati secondo il criterio di Nyquist, tenendo in 
 
considerazione le esigenze applicative. A questo scopo, una formulazione matematica 
basata sul luogo delle radici si propone di trovare il valore minimo del guadagno 
integrale del controllore risonante alla frequenza fondamentale. 
Il modello esatto del filtro di uscita LC di un convertitore trifase è derivato nel 
dominio del discreto dalle equazioni differenziali del sistema fisico analizzato. La 
formulazione permette di confrontare due tecniche basate su una struttura di 
compensazione di anticipi e a predittore di Smith, impiegate per aumentare l’ampiezza 
di banda del regolatore di corrente, pur garantendo buone prestazioni dinamiche. In 
questo modo, il regolatore di tensione può essere progettato per un’ampiezza di banda 
maggiore e quindi mitigare armoniche dispari derivanti dall’alimentazione di carichi 
squilibrati. Problemi d’implementazione nel campo del discreto di un sistema anti‐wind 
up sono altresì discussi, evidenziando i limiti di alcuni metodi di discretizzazione. 
Prove sperimentali effettuate in conformità alle norme riguardanti i gruppi di 
continuità statici verificano l'analisi teorica. 
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Chapter I 
1. Introduction and Background 
1.1  Framework and Scope of the Research 
Part of the work described in this chapter has been previously published in [1], 
[2], [7], [8], [14], [15], [16], [19], [20], [21], [22]. 
According to the European 20-20-20 plan, the use of renewable energy resources will 
be increased by 20% of total energy consumption by 2020, mostly via decentralized 
power generators [24]. In general, there will be an increase in energy demand as the 
world population is expected to grow by 19.8% in twenty years compared to the level 
of 2010 [25]. Not only renewables, but also traditional fossil-based energy sources are 
expected to grow in order to meet these challenging goals. The spread diffusion of 
these resources requires new ways to monitor and control the energy flows. Instead of 
a large network with few power stations, a diffusion of several local energy 
communities is expected to be a viable solution for a more sustainable energy 
management. The microgrid concept permits the management of these communities: 
local power networks can be controlled and operated independently of the larger power 
grid by means of distributed generators units. 
Renewable and fossil-based energy sources are usually interfaced via power 
converters and controlled in closed loop with the innermost loops being the current 
and the voltage regulators in standalone applications, i.e. not grid connected. With the 
increasing share of energy resources, even more demanding dynamic performance are 
required to voltage and current regulators intended for standalone applications. In this 
context, the transient response of voltage and current regulators plays an important 
role in modern applications of power electronics. The general power converter 
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employed is the Voltage Source Inverter (VSI) operating in voltage or current control 
mode. Inaccurate design of the inner loops degrades significantly the performance of 
the overall control system, potentially interfering with outer loops characterized by 
slower dynamics. This is the case in ac and dc droop‐controlled microgrids [26], [27], 
[28], possibly with hierarchical control based on secondary and tertiary control [29], 
[30], [31] and variable speed drives [32], [33]. Thus, effective control of voltage and 
current is mandatory to succeed in implementing the desired feature of each 
application. According to [34], four general requirements are usually imposed on any 
current or voltage regulator: i) to achieve zero steady‐state error; ii) to accurately track 
the commanded reference and reject any disturbance; iii) to widen the closed loop 
control bandwidth as much as possible to achieve fast transient response; iv) to reduce 
the total harmonic distortion by compensating for low order harmonics. Mandatory 
requirements specifically for ac power supply/Uninterruptible Power Supply (UPS) 
systems, which are characterized by a high level of similarity with the system 
architecture addressed, are fault and peak current protection as well [35]. 
A possible implementation of the regulators for the inner loops is based on 
proportional resonant (PR) controllers in the 𝛼𝛼𝛼𝛼‐stationary reference frame. Their 
features are equivalent to two proportional integral (PIs) controllers implemented in 
two synchronous reference frames [36], one for the positive sequence and the other for 
the negative sequence component of the signal. However, PR controllers are easier to 
implement being the controlled states on α‐ and β‐axis naturally decoupled. In the 
synchronous reference frame a decoupling technique is often needed since the states 
on d‐ and q‐axis are not independent [37]. Another advantage is the less number of 
transformations required to reach the αβ‐stationary reference frame, which makes PR 
controllers an attractive solution in low‐cost digital signal processor units because of 
their low computational burden [38]. Furthermore, PR controllers can be directly used 
in single‐phase power converters applications without the need of further 
modifications [39], [40], [41]. 
Substantial research activities have been made in the design of regulators for 
systems with a strong electromotive force, e.g. grid connected, and motor drives 
applications. However, design issues for standalone applications have not been so far 
discussed in depth. In this scenario, the coupling between the inductor current and 
capacitor voltage significantly degrades the system performance. Moreover, the effect 
of computation and pulse‐width modulated (PWM) delays on the achievable 
bandwidth when voltage decoupling is performed has not been addressed in depth so 
far. 
The main research activities presented in this thesis are related to the 
abovementioned issues associated to standalone systems and provide feasible solutions 
to overcome them. The following aspects are investigated: 
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• A systematic design methodology to mitigate the effect of computation and 
PWM delays which are not compensated for on the decoupling path with voltage 
decoupling is provided. Specifically, a low‐pass filter cascaded with a lead 
compensator on the state feedback decoupling path is proposed for further 
improvements. It is important to note that even without the one sample delay 
introduced by computation, the sample‐and‐hold effect is still present and limits 
the achievable bandwidth, thus reducing the benefits introduced by the 
decoupling. 
• The influence of state feedback voltage decoupling on the performance of 
different proportional resonant regulators structures is investigated. 
Discretization issues related to their implementation, sensitivity to frequency and 
integral gains variations are the main aspects analysed to assess their behaviour. 
• A model in the discrete‐time domain which takes into account the coupling of 
the capacitor voltage with the inductor current, even if voltage decoupling is 
performed, is derived analytically. This model is shown to better represent the 
physical system being addressed. The effect of widening the inner current loop 
bandwidth by means of two proposed techniques based on a lead compensator 
structure and Smith Predictor is investigated. 
• A design methodology for the voltage loop, which considers the closed loop 
transfer functions derived for the inner current loop, is provided. Its effect is 
reflected in the Nyquist trajectories calculated for the voltage loop, and hence 
affects the selection of the controller gains. Furthermore, a criterion to select the 
minimum value of the resonant gain at the fundamental frequency is proposed, 
which leads to an easy mathematical formulation for practical design. Moreover, 
discretization issues of an anti‐wind up scheme for the voltage regulator are 
analysed. 
• The theoretical analysis is validated experimentally with reference to the 
dynamic output characteristics imposed by the standard IEC 62040-3 for UPS 
systems. The laboratory tests performed consider different testing conditions, 
e.g. supply of balanced/unbalanced linear/nonlinear loads with/without resonant 
regulators tuned at specific frequencies. 
 
1.2 Literature Review 
The state of the art is analysed, with special focus on (but not limited to) the relevant 
findings related to standalone applications. Substantial research activities have been 
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made in the design of regulators for systems with a strong electromotive force, e.g. 
grid connected [40], [42], [43], [44], [45], [46], [47], and motor drives applications 
[48], [49], [50], [51]. However, design issues for standalone applications have not been 
so far discussed in depth. 
In this context, some significant works related to the control of VSIs, either grid-
connected or in standalone mode, are revised. Subsequently, relevant works on PR 
controllers are introduced identifying their main contribution. Finally, works related 
to direct discrete-time implementation techniques are analysed. 
In [35] a comprehensive review of linear and nonlinear current regulators is 
assessed. PIs and state feedback controllers, along with predictive techniques are 
discussed. With regard to nonlinear regulators, bang‐bang and predictive controllers 
with on‐line optimization are reviewed. 
In [52] an analytical method to determine the best possible gains of linear ac 
current controllers is derived, taking into account computation and PWM delays. 
These latter, along with the dc bus voltage and the plant series inductance, limit mainly 
the proportional gain value. Back-emf feedforward has been identified as a possible 
solution to reduce the level of disturbance input injection into the control loop. 
In [53] different multi‐loop control approaches using alternative feedback control 
variables are investigated. However, the PWM modulator is replaced by a unit gain 
transfer function since the design for VSIs operating in standalone/grid-connected 
mode has been made for low-frequency control analysis. A similar analysis is 
addressed in [54], [55], [56] comparing the use of the inductor and capacitor current 
as controlled state variables in terms of disturbance rejection properties. 
In [57] a delay prediction and feedback strategy of computation delay is proposed 
to widen the bandwidth of a grid‐connected power converter. This approach allows the 
bandwidth to be widened while preserving an enough damped closed loop response. 
In [58] a fast acting current control scheme to regulate the load current during all 
energizing conditions of multiple load transformers powered by a UPS system has 
been proposed. The system, extremely valid from an architecture point of view, is 
highly dependent on the values of controller gains both for current and voltage loops. 
Moreover, the control structure is not the usual considered based on cascaded 
controllers and no effect of delays is considered. 
For what concerns the PR controllers, the following works and related 
contributions are revised. 
In [59] the PR controllers theory is briefly revised highlighting the main benefits 
introduced by applying this kind of controller. In particular, the possibility of 
implementing selective harmonic compensation is one of the main features of this 
controller. 
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In [60] a frequency‐domain analysis of different resonant current regulators for 
active power filters is performed, taking into account computation and PWM delays. 
System delays are proved to limit stability for high order harmonic compensation. 
In [61] a methodology to assess the transient response of PR current regulators is 
proposed, aimed at achieving fast and enough damped closed loop responses during 
transient conditions in grid‐connected applications. It is shown how the controller 
gains have to be chosen as a compromise between command tracking and disturbance 
rejection performance. 
In [62] two types of resonant controllers intended for grid-connected applications 
are compared. The main outcome relies on the possibility to summarize these 
controllers in a more general structure. 
The benefits introduced by a direct discrete-time domain design approach are 
discussed with reference to the following papers. 
In [63] a direct discrete‐time design approach for current regulators is proposed, 
leading to the derivation of a small‐signal z‐domain model. 
In [64] observers for the capacitor current and disturbance are proposed to achieve 
a fast and robust current loop, respectively. Capacitor voltage feedforward is 
performed and the capacitor current is used as a controlled state. 
In [65] the effect of computation and PWM delays, rounding and truncation errors 
and flux imbalance in the output transformer are analysed to design an online UPS 
system. 
In [66] the design of a multi‐loop predictive voltage controller is addressed. The 
feedforward of the capacitor current and a load current estimator are implemented. 
In general, for what concerns state feedback decoupling, this control action has 
often been used for decoupling the cross-coupling caused by the implementation of 
current controllers in the synchronous reference frame [34], for decoupling the back-
emf effect in dc [67] and ac drives [68] (resulting in a current control strategy 
independent of the speed), and for decoupling current and voltage states in dc‐dc 
converters [69] and UPS systems [70]. Nevertheless, because the system delays have 
not been taken into account, the resulting model used to design and analyse the inner 
current loop becomes simply the model of an RL load. 
As a general comment it must be noted that, in the present literature, the effect and 
modelling of the delays for islanded systems have not been fully analysed. When 
voltage decoupling is performed, the influence of not compensating for computation 
and PWM delays on the state feedback decoupling path is not taken into account. In 
fact, in previous works, the decoupling of the controlled states neglects the effect of 
computation and PWM delays when performed. This is equivalent to considering the 
decoupling as ideal. Nevertheless, system delays degrade the performance of state 
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feedback decoupling. This effect cannot be ignored, since implies a reduction in the 
achievable bandwidth. 
 
1.3 Major Results 
The contribution provided by this thesis can be summarized in the following key 
points: 
• Detailed modelling and analysis of the effect of computation and PWM delays 
when state feedback voltage decoupling is performed. The analysis is firstly 
performed in the continuous-time domain, followed by a more precise derivation 
in the discrete-time domain. A lead-lag filter on the decoupling path allows the 
voltage decoupling to be more effective and the system less dependent on the 
load. 
• Comparison of different PR regulators structure with respect to the requirements 
imposed to the controllers in microgrids applications. Specifically, discretization 
issues, sensitivity to frequency and integral gain variations of three PR 
controllers are investigated. Complex Vector PR controller shows the lowest 
sensitivity to integral and frequency deviations. The structure with two 
integrators and forward and backward Euler as discretization methods show 
reduced performance (steady-state error is observed) as the resonant frequency 
of the regulator is increased. 
• Comparison and evaluation of the dynamic performance of the inner control 
loops with respect to the use of a lead compensator on the forward path or a Smith 
predictor structure. The Smith predictor shows the fastest response to changes in 
the reference inductor current allowing the current loop bandwidth to be 
widened. As the current regulator bandwidth is widened, the voltage loop 
dynamics can be enhanced. 
• As the voltage loop can be widened, an anti-wind up scheme is even more 
important during demanding transients. Discretization issues of an anti-wind up 
scheme based on inverse state feedback dynamics are analysed, providing 
feasible solutions to overcome them.  
• The design of the voltage loop is based on the Nyquist criterion, which is usually 
applied for current loop design purposes. Moreover, an easy mathematical 
criterion to set the fundamental integral gain is provided. 
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1.4 Thesis Structure and Related Publications 
The thesis is organized as follows. 
In Chapter 1 the state of the art related to standalone applications is discussed. 
The scope of the research and its significance is introduced. 
In Chapter 2 some basic concepts related to VSIs are briefly reviewed. 
Additionally, an overview of the main current loop control structures is presented. 
Moreover, a short review of IEC 62040‐3 standard for UPS systems is provided. The 
main issues useful to perform the experimental tests aimed at validating the theoretical 
analysis are presented. Finally, three active control actions to achieve better 
performance of current and voltage regulators are presented. Specifically, state-
feedback cross-coupling decoupling, disturbance input decoupling and command 
feedforward are revised. 
In Chapter 3 the influence of system delay modelling on the design of the current 
regulator in the continuous‐time domain is investigated. The inner loop current control 
with and without state feedback voltage decoupling is analyzed. Several resonant 
controllers’ structures for the current loop are investigated by means of root locus and 
frequency response analysis, highlighting the issues arising when different 
discretization methods are used for digital implementation. With reference to a 
proportional controller, a feasible solution to compensate for computation and PWM 
delays on the state feedback decoupling path is derived. Subsequently, a PR voltage 
controller design is proposed for the voltage loop. Detailed design and tuning are 
provided according to the Nyquist criterion. The theoretical solution is supported by 
experimental results, according to the IEC 62040‐3 standard for UPS systems. 
In Chapter 4 the direct discrete‐time modelling of the current and voltage 
regulators is investigated. To this extent, the exact model of an LC filter in the z‐
domain is derived. The complete mathematical derivation is reported in the Appendix. 
Two techniques based respectively on a lead compensator and Smith predictor 
structure are implemented via direct pole placement and compared to achieve a wider 
current loop bandwidth. The same criterion presented in Chapter 3 is used to design 
the voltage regulator. Laboratory tests are performed to verify the compliance with the 
IEC 62040‐3 standards. 
In Chapter 5 the main conclusions are discussed with reference to the results 
previously presented and future research activities are suggested. 
The main results discussed and presented in this thesis have also been published 
in two JCR-indexed journal papers [1], [2] and nine conference papers [7], [8], [14], 
[15], [16], [19], [20], [21], [22]. 
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Chapter II 
2 Voltage Source Inverter Concepts 
2.1 Voltage Source Inverter in Standalone Mode 
Part of the work described in this chapter (mainly part of paragraph 2.2.1.2) has 
been previously published in [7]. 
In isolated microgrids the VSI is typically equipped with an LC filter at its output. This 
topology is also employed in UPS systems [54], [71], [72]. In general, the VSI it 
operates in voltage control mode with the capacitor voltage and inductor currents being 
the controlled states. In some cases the capacitor current is used as controlled state to 
improve the disturbance rejection [53], [54]. 
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Fig. 2.1.  Block diagram of a three phase VSI with voltage and current loops 
In Fig. 2.1 the block diagram including a three‐phase three‐leg inverter with its 
inner loops is presented. The purpose of the inner current loop is to track the commands 
from the outer voltage loop and to ensure fast dynamic disturbance rejection within its 
bandwidth. Whenever the current regulator is unable to perform properly these tasks, 
the system performance degrades. 
The system architecture described above is a general architecture recognized to be 
valid to investigate UPS systems. For this reason it has been adopted as reference 
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architecture for this thesis and will be extensively explained with additional details in 
the following paragraphs. 
It can be noted in Fig. 2.1 the use of the transformation matrix, proposed by Edith 
Clarke, which is applied to move from three‐phase quantities in the natural reference 
frame to two‐phase quantities in the αβ‐stationary reference frame [73], [74]. This 
transformation matrix, which preserves the magnitude of a three‐phase signal, is as 
follows 
[𝑇𝑇] = 23
⎣
⎢
⎢
⎢
⎢
⎡1 −12 − 120 √32 −√3212 12 12 ⎦⎥⎥
⎥
⎥
⎤
 
This matrix is also orthogonal, i.e. [𝑇𝑇]−1 = [𝑇𝑇]𝑡𝑡. As a consequence, given a three‐
phase signal 𝒙𝒙𝑚𝑚𝑏𝑏𝑐𝑐, this is transformed in the stationary reference frame as 
�
𝑥𝑥𝛼𝛼
𝑥𝑥𝛽𝛽
𝑥𝑥𝑜𝑜
� = [𝑇𝑇] �𝑥𝑥𝑚𝑚𝑥𝑥𝑏𝑏
𝑥𝑥𝑐𝑐
� 
A graphical representation of the generic vector 𝒙𝒙𝛼𝛼𝛽𝛽 = 𝑥𝑥𝛼𝛼 + 𝑗𝑗𝑥𝑥𝛽𝛽 in the stationary 
reference frame is reported in Fig. 2.2. 
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Fig. 2.2.  Graphical representation of a generic vector 𝒙𝒙𝜶𝜶𝜶𝜶 
On the other hand, the transformation matrix which preserves the power is 
�𝑇𝑇𝑝𝑝� = �23
⎣
⎢
⎢
⎢
⎢
⎢
⎡ 1 − 12 −120 √32 −√321
√2 1√2 1√2 ⎦⎥⎥
⎥
⎥
⎥
⎤
 
36
37 
 
The transformed signals appear as two sinusoidal functions phase‐shifted by 90 
electrical degrees, having a magnitude √3/√2 higher than the original value in the 
natural reference frame, as can be seen in Fig. 2.3. 
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Fig. 2.3.  Two‐phase components in the αβ‐stationary reference frame obtained from a 
symmetrical three‐phase signal of direct sequence  
A further transformation is based on the rotational matrix. The two‐phase signals 
in the αβ‐stationary reference frame are thus transformed in a rotating frame, referred 
to as dq‐synchronous reference frame. The correspondent vector representing the 
signal rotates with angular speed 𝜔𝜔, at the same velocity of the rotating frame. In other 
terms, ac variables are ‘rotated’ into a frame synchronous to the fundamental output 
frequency. For this reason the signals appear as constant values, i.e. dc quantities. The 
following transformation is applied 
�
𝑥𝑥𝑑𝑑
𝑥𝑥𝑞𝑞
� = � 𝑐𝑐𝐼𝐼𝐺𝐺𝑐𝑐 𝐺𝐺𝑖𝑖𝑠𝑠𝑐𝑐
−𝐺𝐺𝑖𝑖𝑠𝑠𝑐𝑐 𝑐𝑐𝐼𝐼𝐺𝐺𝑐𝑐
� �
𝑥𝑥𝛼𝛼
𝑥𝑥𝛽𝛽� 
A graphical representation of the corresponding transformation is shown in Fig. 
2.4. 
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Fig. 2.4.  Graphical representation of a generic vector 𝒙𝒙𝒙𝒙𝒙𝒙. 
37
38 
 
2.1.1 Computation and PWM Delays 
Nowadays the implementation of regulators for medium power level hard‐switches 
converters is usually performed in the discrete‐time domain. Compared to analog 
controllers, digital implementation of the regulators are convenient as they allow the 
implementation of complex control functions, low number of control components, 
high reliability, adaptability and programmability, high immunity to components’ 
aging, negligible offsets and thermal drifts [75], [76], [77], [78]. On the other hand, 
digital regulators have the well‐known drawback represented by limitation in the 
attainable control bandwidth, mainly due to computation and PWM delays [52]. Other 
causes of minor concern can be identified in the quantization of signals and 
coefficients, particularly in case of fixed‐point arithmetic with small word length, and 
time delay in the Analog‐to‐Digital (A/D) conversion process [76], [63], [79], [80], 
[81]. 
Although many authors proposed different modulation strategies, two main 
techniques can be identified, named naturally sampled PWM and regular sampled 
PWM. Specifically, naturally sampled PWM, usually employed in analog controllers, 
allows the comparison of a reference sinusoidal signal with a high‐frequency saw tooth 
or triangular carrier [82], [83]. Nowadays, up‐to‐date digital devices as Field 
Programmable Gate Arrays (FPGAs) allow accurate implementation of naturally 
sampled PWM techniques [84], [85]. On the other hand, in a fully‐digital 
implementation, regular sampled PWM is usually used. This technique refers to the 
switching at the intersection between a regularly sampled reference waveform and a 
high‐frequency carrier [82]. This implies the low‐frequency reference waveform is 
sampled and held constant during each carrier interval. Among regular sampled PWM 
techniques, two main control schemes can be implemented, referred to as 
symmetrical/single update and asymmetrical/double update sampling. With reference 
to Fig. 2.5(a), for a triangular symmetrical carrier and regular sampled PWM with 
symmetrical sampling, a phase delay respect to the continuous reference waveform is 
introduced by the modulator because of the sampling process. This is usually 
approximated as half of the carrier interval [86]. Moreover, an execution time delay 
occurs between the sampling instant and the application of the pulse signal, which is 
equal to one sampling period [86]. This delay is usually referred to as computation 
delay. One of the reasons is to synchronize the sampling instants of the measured 
current (voltage) with the positive/negative peaks of the triangular carrier. This 
technique, referred to as synchronous sampling, allows the sampling of the average 
value of the current (voltage), since at the positive/negative peaks of the carrier the 
ripple component is null. This avoids the use of low‐pass filters which would introduce 
additional delays in the system. To summarize, computation and PWM delays provide 
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globally a system delay of one‐and‐a‐half the modulation period in case of regular 
sampled PWM with symmetrical sampling and symmetrical triangular waveform as 
carrier. 
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(b) 
Fig. 2.5.  Regular sampled PWM with: (a) symmetrical sampling (single update) and 
with triangular carrier (sampling at positive peaks); (b) asymmetrical sampling (double 
update) and with triangular carrier (sampling at positive and negative peaks) 
On the other hand, in case of triangular symmetrical carrier and regular sampled 
PWM with asymmetrical sampling, the modulating waveform is sampled every half 
carrier‐cycle instant, corresponding to the positive and negative peaks of the triangular 
wave [87] [see Fig. 2.5(b)]. This implies the computation delay is halved compared to 
symmetrical sampling. As a consequence, also the PWM delay is halved, leading to a 
phase delay of one quarter the carrier interval. Finally, computation and PWM delays 
account only for three‐over‐four the sampling period. 
2.1.2 Space-Vector Pulse-Width Modulation 
Starting from the basic regular sampled PWM technique, different modulation 
schemes have been proposed in literature. Among PWM techniques for three‐phase 
power converters, the well‐known Space‐Vector pulse‐width modulation (SVPWM) 
allows the time instants of the null vector to be varied, introducing an additional degree 
of freedom. This technique allows the extension of the linear modulation region by 
almost 15 percent compared to traditional PWM techniques based on sinusoidal 
modulation. This permits the achievement of the maximum modulation index and the 
minimization of the output voltage distortion. It is important to note that this technique 
is equivalent to a PWM scheme based on third harmonic injection as well as to 
balancing of the negative and positive envelopes of the modulating waveform 
(Balanced Envelopes Modulation ‐ BEM). With reference to a three‐phase three‐wire 
power converter supplying a three‐phase star‐connected balanced and symmetric load, 
as the one shown in Fig. 2.6, the following relation among the phase currents is verified 
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�𝑖𝑖𝑝𝑝 = 0 → 𝑖𝑖1 + 𝑖𝑖2 + 𝑖𝑖3 = 03
𝑝𝑝=1
, (2.1) 
which means the zero current component is null and only two degrees of freedom 
are available on the phase currents. In other words, the remaining current is equal to 
the sum of the other two with negative sign. 
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Fig. 2.6.  Three‐phase three‐wire VSI with IGBTs supplying a balanced and symmetric 
three‐phase star‐connected load 
With reference to Fig. 2.6, the relationship per‐phase between the voltages is 
𝑣𝑣𝑝𝑝𝑝𝑝 = 𝑣𝑣𝑝𝑝𝑝𝑝 + 𝑣𝑣𝑝𝑝𝑝𝑝 (2.2) 
This implies 
�𝑣𝑣𝑝𝑝𝑝𝑝
3
𝑝𝑝=1
= �𝑣𝑣𝑝𝑝𝑝𝑝3
𝑝𝑝=1
+ 3𝑣𝑣𝑝𝑝𝑝𝑝 →  
𝑣𝑣𝑝𝑝𝑝𝑝 = 13�𝑣𝑣𝑝𝑝𝑝𝑝3
𝑝𝑝=1
 (2.3) 
being ∑ 𝑣𝑣𝑝𝑝𝑝𝑝3𝑝𝑝=1 = 0 as a consequence of supplying a three‐phase balanced and 
symmetric load. By normalizing the voltages with respect to 𝑉𝑉𝑑𝑑𝑐𝑐/2, the differential 
modulation index 𝑚𝑚𝑝𝑝, the common mode modulation index 𝑚𝑚𝑐𝑐 and the differential 
modulation phase‐neutral index 𝑠𝑠𝑝𝑝 are defined 
𝑚𝑚𝑝𝑝 = 𝑣𝑣𝑝𝑝𝑝𝑝𝑉𝑉𝑑𝑑𝑐𝑐2 → 𝒎𝒎𝑝𝑝 = ∑ 𝑣𝑣𝑝𝑝𝑝𝑝
3
𝑝𝑝=1
𝑉𝑉𝑑𝑑𝑐𝑐2  (2.4) 
𝑚𝑚𝑐𝑐 = 𝑣𝑣𝑝𝑝𝑝𝑝𝑉𝑉𝑑𝑑𝑐𝑐2 → 𝑚𝑚𝑐𝑐 = 13�𝑚𝑚𝑝𝑝
3
𝑝𝑝=1
 (2.5) 
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𝑠𝑠𝑝𝑝 = 𝑣𝑣𝑝𝑝𝑝𝑝𝑉𝑉𝑑𝑑𝑐𝑐2 → 𝒏𝒏𝑝𝑝 = ∑ 𝑣𝑣𝑝𝑝𝑝𝑝
3
𝑝𝑝=1
𝑉𝑉𝑑𝑑𝑐𝑐2  (2.6) 
Bold character is used to denote vectors. The relationship between the modulation 
indexes is thus 
𝒏𝒏𝑝𝑝 = 𝒎𝒎𝑝𝑝 −𝑚𝑚𝑐𝑐 �111� (2.7) 
From (2.5) and (2.7) it follows 
⎩
⎪
⎨
⎪
⎧𝑠𝑠1 = 23𝑚𝑚1 −𝑚𝑚2 + 𝑚𝑚33
𝑠𝑠2 = 23𝑚𝑚2 −𝑚𝑚1 + 𝑚𝑚33
𝑠𝑠3 = 23𝑚𝑚3 −𝑚𝑚1 + 𝑚𝑚23
 (2.8) 
To determine the position of the i‐th component of 𝒏𝒏𝑝𝑝 it is necessary to determine 
the three components of 𝒎𝒎𝑝𝑝. The power converter can thus assume eight different 
states depending on 𝒎𝒎𝑝𝑝 combination. The eight possible switches combinations are 
shown in Fig. 2.7 and the representation in polar form is reported in Fig. 2.8. 
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Fig. 2.7.  The eight possible phase leg switch combinations for a VSI 
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Fig. 2.8.  Location of eight possible stationary voltage vectors, hexagons and circles limits 
The outer boundary limit is represented by the biggest hexagon, which allows 
𝑠𝑠𝑝𝑝 = 4/3. However, the maximum 𝑠𝑠𝑝𝑝 which is not dependent on the angle of the 
sector and preserves the amplitude is described by the red circle, which provides 𝑠𝑠𝑝𝑝 =2/√3. This corresponds to an extension of the linear modulation region by 15%. In 
case the average value of 𝑚𝑚𝑐𝑐 is set to zero by the modulation scheme, the modulation 
region is reduced. A smaller hexagon rotated by 𝜋𝜋/6 with respect to the outer one is 
achieved. The correspondent inscribed circle limits 𝑠𝑠𝑝𝑝 to unity. 
2.2 Loop Control Structures 
The main current control techniques are briefly reviewed in the following. A possible 
classification can be made according to the nature of the regulator, recognizing linear 
and nonlinear controller structures [35]. Specifically, linear control schemes include 
Proportional Integral (PI) and Proportional Resonant (PR) state feedback controllers, 
predictive and Finite Settling Step (FSS) techniques with constant switching 
frequency. On the other hand, nonlinear techniques comprise bang‐bang (hysteresis, 
delta modulation) controller, repetitive controller and Adaptive Noise Cancelling 
(ANC) techniques along with Neural Networks (NN) and fuzzy‐logic based 
controllers. 
2.2.1 Linear Control Methods 
2.2.1.1 PI state feedback controller 
Among linear controllers, PI controller is probably the most employed for current 
control in industrial applications. The transfer function of a conventional PI controller 
is 
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𝐶𝐶(𝐺𝐺) = 𝑘𝑘𝑝𝑝 + 𝑘𝑘𝑖𝑖𝐺𝐺  (2.9) 
being 𝑘𝑘𝑝𝑝 the proportional gain and 𝑘𝑘𝑖𝑖 the gain of the integral term. The value of 
𝑘𝑘𝑝𝑝 mainly determines the controller bandwidth. This controller allows zero‐steady 
error to be achieved as dc signals are regulated, due to the infinite gain at low 
frequencies provided by the pole of the integral term. For this reason, three‐phase 
signals are usually transformed in the dq‐rotating reference frame to appear as a vector 
of constant dc values [74], [88], [89]. The transformed signals can thus be controlled 
with zero steady‐state error by PI compensators. However, the transformation to the 
synchronous reference frame can lead to some unwanted coupled effect between the 
d‐ and q‐axis [90], [91], [92], [93]. Depending on the application, this interaction can 
be neglected or affect system dynamics. 
The PI controller is also employed in the stationary reference frame [57], [35], 
[34], [94]. However, since it has to regulate ac signals, it suffers from steady‐state error 
[95]. As an attempt to further reduce this error, the bandwidth of the regulator can be 
increased [57]. 
Another implementation is the use of three PI controllers in the natural reference 
frame, which suffers from significant steady‐state amplitude and phase errors [96], 
[97], [98]. 
2.2.1.2 PR state feedback controller 
PR controllers are used to control ac signals on the basis of the internal model principle 
[99]. This principle states the controlled output can track a class of reference 
commands without steady‐state error if the model of the reference is included in the 
stable closed loop system [100]. In fact, the transfer function of the resonant term of 
an ideal PR controller at fundamental frequency 𝜔𝜔𝑜𝑜 is 
𝐺𝐺(𝐺𝐺) = 𝐺𝐺
𝐺𝐺2 + 𝜔𝜔𝑜𝑜2 
This transfer function is the Laplace transform of the following sinusoidal function 
𝑘𝑘{cos (𝜔𝜔𝑜𝑜𝑅𝑅)} = 𝐺𝐺𝐺𝐺2 + 𝜔𝜔𝑜𝑜2 
The implementation based on the co‐sinusoidal function is preferred since it 
provides a zero in the origin, thus giving 90° phase advance. 
The implementation of the PR regulators is usually performed in the αβ‐stationary 
reference frame [101], [59], [102], [103], [60], [104], [61], [96], [105], [106], [107], 
[108]. Nevertheless some implementation of these controllers in the synchronous 
reference frame can be found in literature [109]. The design of the gains for a PR 
controller can be made starting from the design of a PI regulator employed in the dq‐
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synchronous reference frame, since PR regulators are just implementations of two PI 
controllers, one for the positive and the other for the negative sequence of the signal 
in the stationary reference frame [110], [111], [112]. 
For the simple case of a PI controller and an RL load the complex vector block 
diagram is shown in Fig. 2.9. As shown in [113], the nature of the controller zero and 
plant pole are different, one real (𝑘𝑘𝑖𝑖/𝑘𝑘𝑝𝑝) and the other complex (−𝑅𝑅/𝑘𝑘 − 𝑗𝑗𝜔𝜔𝑏𝑏). This 
mismatch is a function of the synchronous frequency and, for a given bandwidth, it 
results in closed loop dominant poles close to imaginary axis that produce overshoot 
in the response. As also shown in Fig. 2.9 this behaviour can be overcome by 
decoupling the cross‐coupling due to the synchronous reference frame 
implementation. 
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Fig. 2.9.  Closed loop complex vector block diagram of an RL load with a synchronous 
frame PI controller, shown in the synchronous reference frame (𝝎𝝎𝝎𝝎) 
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(b) 
Fig. 2.10.  PR regulator with an RL load: (a) explicitly showing the decoupling; (b) 
resulting regulator 
The PR regulator is the implementation of two of these controllers in the stationary 
reference frame, as shown in Fig. 2.10(a). As can be seen in Fig. 2.10(b), the cross‐
coupling decoupling of the positive sequence regulator cancels the decoupling of the 
negative sequence regulator. Therefore, the problem that is present in the synchronous 
frame PI when there is no decoupling is also present in the PR regulator no matter if a 
decoupling is done. 
The complex vector root locus for two different synchronous frequencies, with the 
current regulator tuned to cancel the pole plant (𝑘𝑘𝑖𝑖 𝑘𝑘𝑝𝑝 = 𝑅𝑅 𝑘𝑘⁄⁄ ), is shown in Fig. 2.11. 
At low resonant frequencies [see Fig. 2.11(a)], the controller zero 𝑍𝑍𝑐𝑐 (a complex 
number) approximately interacts more with the controller pole 𝐺𝐺𝑐𝑐 (also a complex 
number), both being close to the plant poles 𝐺𝐺𝑝𝑝. As the controller bandwidth increases 
the closer the zero and closed loop poles will be. This allows the response of the system 
to be dominated by the fastest closed loop pole. Furthermore, less oscillation is 
expected since the closed loop poles are moving away from the imaginary axis. 
As the resonant frequency increases (for the same bandwidth) the resulting slower 
closed loop roots become closer to the imaginary axis and away from the zero. 
Therefore, more oscillation is expected. The results become worse as the resonant 
frequency increases, and the regulator bandwidth decreases. This can be a serious 
problem when harmonic compensators are used since these regulators are supposed to 
work at high resonant frequencies, and, in general, have low bandwidth. 
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(a) (b) 
Fig. 2.11.  Complex vector root locus of RL load with PR regulator: x – open loop poles; 
■ closed loop poles; o – zeros (a) at the fundamental resonant frequency (50 Hz); (b) at the 
resonant frequency of 150 Hz 
2.2.1.3 Predictive techniques and deadbeat controller 
Predictive techniques allow the estimation at the beginning of each sampling period of 
the current error vector based on the actual error and load parameters [35], [114], [115], 
[116], [117], [118]. In this way, the voltage vector to be generated by a PWM scheme 
during the next modulation period is determined, so as to minimize the forecast error 
[35].  
As an example, the model of an induction motor in the rotating reference frame is 
considered 
𝒗𝒗𝑠𝑠𝑑𝑑𝑞𝑞(𝑅𝑅) = 𝑅𝑅𝑠𝑠𝒌𝒌𝑠𝑠𝑑𝑑𝑞𝑞(𝑅𝑅) + 𝜎𝜎𝑘𝑘𝑠𝑠 𝑇𝑇𝒌𝒌𝑠𝑠𝑑𝑑𝑞𝑞(𝑅𝑅)𝑇𝑇𝑅𝑅 + 𝒗𝒗𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑑𝑑𝑞𝑞(𝑅𝑅), (2.10) 
where 𝒗𝒗sdq(t) and 𝒌𝒌sdq(t) are the stator voltage and current respectively, 𝑅𝑅𝑠𝑠 is the 
stator resistance, 𝜎𝜎𝑘𝑘𝑠𝑠 the short-circuit inductance and 𝒗𝒗𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑑𝑑𝑞𝑞(t) the back-emf. 
Neglecting the resistance (approximately true in big machines), an approximation for 
the trajectory of the current vector is 
𝑇𝑇𝒌𝒌𝑠𝑠𝑑𝑑𝑞𝑞(𝑅𝑅)
𝑇𝑇𝑅𝑅
≅
1
𝜎𝜎𝑘𝑘𝑠𝑠
�𝒗𝒗𝑠𝑠𝑑𝑑𝑞𝑞(𝑅𝑅) − 𝒗𝒗𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑑𝑑𝑞𝑞(𝑅𝑅)�. (2.11) 
If the sampling time 𝑇𝑇𝑠𝑠 is sufficiently small, then the following approximation is 
true 
𝑇𝑇𝒌𝒌𝑠𝑠𝑑𝑑𝑞𝑞(𝑅𝑅)
𝑇𝑇𝑅𝑅
≅
𝒌𝒌𝑠𝑠𝑑𝑑𝑞𝑞(𝑇𝑇𝑠𝑠) − 𝒌𝒌𝑠𝑠𝑑𝑑𝑞𝑞(0)
𝑇𝑇𝑠𝑠
. (2.12) 
Substituting (2.12) in (2.11), it leads to 
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𝒌𝒌𝑠𝑠𝑑𝑑𝑞𝑞(𝑇𝑇𝑠𝑠) − 𝒌𝒌𝑠𝑠𝑑𝑑𝑞𝑞(0) ≅ 𝑇𝑇𝑠𝑠𝜎𝜎𝑘𝑘𝑠𝑠 �𝒗𝒗𝑠𝑠𝑑𝑑𝑞𝑞(0) − 𝒗𝒗𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑑𝑑𝑞𝑞(0)�. (2.13) 
Suppose the desired value of the current vector 𝒌𝒌𝑠𝑠𝑑𝑑𝑞𝑞∗ (𝑇𝑇𝑠𝑠) is known at the beginning 
of the sampling time. Since is desirable to force the current error to zero in the interval [0,𝑇𝑇𝑠𝑠], then at the end of the interval it is expected that 
𝒌𝒌𝑠𝑠𝑑𝑑𝑞𝑞(𝑇𝑇𝑠𝑠) = 𝒌𝒌𝐺𝐺𝑇𝑇𝑠𝑠∗ (𝑇𝑇𝐺𝐺). (2.14) 
Therefore, the voltage vector that should be applied at the beginning of the 
sampling interval to drive the error to zero at the end of the interval is 
𝒗𝒗𝑠𝑠𝑑𝑑𝑞𝑞
∗ (0) = 𝜎𝜎𝑘𝑘𝐺𝐺�
𝑇𝑇𝐺𝐺
�𝒌𝒌𝑠𝑠𝑑𝑑𝑞𝑞
∗ (𝑇𝑇𝑠𝑠) − 𝒌𝒌𝐺𝐺𝑇𝑇𝑠𝑠(0)� + 𝒗𝒗�𝑓𝑓𝑘𝑘𝑚𝑚𝑓𝑓𝑇𝑇𝑠𝑠(0), (2.15) 
where 𝜎𝜎𝑘𝑘𝑠𝑠�  and 𝒗𝒗�𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑑𝑑𝑞𝑞(0) are the estimated values of 𝜎𝜎𝑘𝑘𝑠𝑠 and 𝒗𝒗𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑑𝑑𝑞𝑞(0), 
respectively. It is considered that the current vector reference is known at the beginning 
of the sampling period. The main drawback of predictive controllers is the parameter 
estimation dependence. 
Among predictive techniques, deadbeat controller has gain popularity since allows 
the fastest tracking performance. On the other hand, it suffers of poor disturbance 
rejection, model uncertainties, parameters mismatch and noise on sensed variables 
[66], [119], [120], [121], [122], [123], [124]. For these reasons, several works have 
been done to mitigate these drawbacks [125], [126], [127], [128]. Deadbeat controller 
belongs to a class of controllers known as Finite Settling Step (FSS) controllers [129]. 
These latter allow the commanded reference, given a feasible command trajectory, to 
be achieved in a finite number of steps. Since there is no counterpart in the continuous‐
time domain, the design of this controller typology is performed directly in the 
discrete‐time domain. With reference to Fig. 2.12, this corresponds to place the 
dominant poles of the system in the centre of the unit circle in the z‐domain. In this 
sense, deadbeat represents the boundary between two stable regions in the unit circle, 
with the one on the left characterized by oscillations at half the sampling frequency. 
This behaviour is highly undesirable for control purposes in the power electronics 
field. 
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Fig. 2.12.  Z‐domain decay for different pole placement [130] 
2.2.2 Nonlinear Control Methods 
2.2.2.1 Hysteresis control 
One of the simplest control structures to implement is hysteresis control. The error 
signal is regulated within lower and upper bounds based on a defined hysteresis band, 
as can be seen in Fig. 2.13.  
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(a) (b) 
Fig. 2.13  Hysteresis control: (a) block diagram representation; (b) inductor current 
behaviour with boundaries and correspondent pulses 
When the measured current becomes greater (lower) than the current reference by 
the hysteresis band, the inverter leg is switched to the negative (positive) direction. In 
this way the current ripple is specified by the hysteresis band and the inverter switching 
frequency varies over a fundamental cycle [131]. To overcome this limitation, variable 
hysteresis band switching techniques have been proposed [132], [133], [134], [135], 
[136], [137], [138]. 
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2.2.2.2 Sliding mode controller and delta modulation 
Sliding mode techniques are based on changes of the controller structure in order to 
compensate for physical plant parameters variation and disturbance occurrences. A 
special case of this kind of controllers is represented by the delta modulation. This 
latter does not allow PWM since commutations occur only at fixed times [139], [140], 
[141], [142]. In [143], delta modulation is used to minimize the integral of the output 
voltage error, irrespective of AC voltage variations. However, distorted line currents 
are achieved. In [139], delta modulation is applied to control the switch of a buck 
converter. Since the excursion of the integral of the sampled voltage respect to a fixed 
value of comparison is determined by sampling frequency, delta modulators exhibit 
subharmonics [144]. 
2.2.2.3 Repetitive controller 
Repetitive controllers represent a special application of the Internal Model Principle 
[145]. The aim of a repetitive control is to reject the effect of arbitrary periodic 
disturbances or to track a periodic reference input [146]. By means of this technique 
the system learns how to carry out a repetitive (periodic) task [145]. The concept of 
repetitive control was firstly introduced by Inoue et al. [147]. Subsequently this 
technique has been applied for different applications related to control of power 
converters [148], [149], [150], [151], [100]. For digital implementation of repetitive 
controllers in its simplest structure, a discrete periodic signals generator can take the 
form 
𝐺𝐺𝐼𝐼𝐼𝐼 = 11 − 𝑧𝑧−𝑝𝑝. 
𝑁𝑁 are the samples per period such that 𝑇𝑇 = 𝑁𝑁𝑇𝑇𝑠𝑠, being 𝑇𝑇𝑠𝑠 the sampling interval. 
As 𝐺𝐺𝐼𝐼𝐼𝐼 is placed in a stabilized closed loop system, a commanded periodic reference 
with known period 𝑇𝑇 can be tracked at sampling instants. However, the arbitrary phase 
shift introduced by 𝐺𝐺𝐼𝐼𝐼𝐼 can lead to unwanted stability robustness issues. 
2.2.2.4 Adaptive Noise Cancelling 
A technique widely used in Signal Processing is Adaptive Noise Cancelling (ANC) 
[152], [153]. With reference to Fig. 2.14, a primary input (𝑇𝑇) comprising the signal (𝐺𝐺) 
and superimposed noise (𝑠𝑠0) is compared with a noisy reference input (𝑥𝑥), which is 
adaptively filtered (𝑦𝑦) according to the error (𝜀𝜀) between the two inputs. The aim is to 
eliminate the noise on the primary input obtaining as output a filtered signal 𝜀𝜀 = 𝐺𝐺 
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[154], [112]. It should be noted that 𝜀𝜀 represents also the parameter used for adaptive 
filtering of the reference input. 
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Fig. 2.14.  Adaptive Noise Cancelling principle 
2.2.2.5 Neural Network and fuzzy‐logic based controllers 
Neural Network (NN) has been proposed as an alternative to conventional state 
feedback controllers [155], [156], [157], [158]. This kind of controller has the 
capability to learn from previous experience via ad‐hoc training functions, e.g. the 
sigmoid or the linear type. In practice, parallel processing structures composed by 
several units, connected by weighted signals, reproduce nonlinear relationships 
learned from examples [159]. Once the NN structure has been trained, it can provide 
the correct outputs even for arbitrary inputs not included in the previous set of training 
functions. An NN structure usually comprises an input and output layer with hidden 
layers in between, as can be seen in Fig. 2.15 for the case of Multi‐Layer Perception 
(MLP) NN algorithm. 
inputs
Hidden layers
Output layerInput layer
outputs
 
Fig. 2.15.  Multi‐Layer Perception structure with input units, hidden layers and output layer 
Fuzzy‐logic represents another interesting tool in dealing with uncertainties and 
nonlinearities in control systems. Usually inputs are not perfectly known but only 
defined within a certain range. A set of user‐defined fuzzy rules transforms fuzzy 
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inputs in outputs. In this sense, fuzzy logic can be considered a technique for mapping 
as NN techniques. However, unlike NN, fuzzy‐logic explains the input‐output 
relationship [159]. In the field of power electronics this technique has been widely 
investigated and applied for current control [160], [161], [162], [163]. 
2.3 Active Control Actions 
The general State Equation used to represent control systems is 
?̇?𝑋 = 𝐴𝐴𝑋𝑋 + 𝐵𝐵𝑈𝑈𝑏𝑏 + 𝐷𝐷𝑈𝑈𝑑𝑑, (2.16) 
where 𝑋𝑋 is the State Vector, 𝐴𝐴 is the State Feedback Matrix, 𝐵𝐵 is the Input 
Coupling Matrix, 𝐷𝐷 is the Disturbance Input Matrix, 𝑈𝑈𝑏𝑏 is the vector of the 
Manipulated Inputs from the controller to the physical system and 𝑈𝑈𝑑𝑑 is the vector of 
Disturbance. Moreover 
𝑈𝑈𝑏𝑏 = 𝑈𝑈𝑆𝑆𝑆𝑆𝑆𝑆 + 𝑈𝑈𝑆𝑆𝑆𝑆𝑆𝑆𝐼𝐼 + 𝑈𝑈𝐼𝐼𝐼𝐼𝐼𝐼 + 𝑈𝑈𝐶𝐶𝑆𝑆𝑆𝑆 , (2.17) 
where 𝑈𝑈𝑆𝑆𝑆𝑆𝑆𝑆, 𝑈𝑈𝑆𝑆𝑆𝑆𝑆𝑆𝐼𝐼, 𝑈𝑈𝐼𝐼𝐼𝐼𝐼𝐼 and 𝑈𝑈𝐶𝐶𝑆𝑆𝑆𝑆 are the manipulated inputs associated to State 
Feedback, State Feedback cross‐coupling Decoupling, Disturbance Input Decoupling 
and Command Feed Forward controllers. In the following paragraphs an explanation 
of these control actions is provided. 
2.3.1 State Feedback Cross‐Coupling Decoupling 
In control systems the controlled states and manipulated inputs are usually cross‐
coupled. Once the physical system is represented via a block diagram, a clear 
identification of the states naturally coupled is needed. Accordingly, it is possible to 
decouple these variables via an active state feedback control action. This method is 
referred to as state feedback cross‐coupling decoupling. In the following some 
examples are provided to explain the benefits introduced by applying cross‐coupling 
decoupling. 
Let us consider the model of a DC motor, e.g. a permanent magnet dc servo motor 
drive, as the one shown in Fig. 2.16.  
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Fig. 2.16.  Physical system modelling of a dc permanent magnet servo drive 
The ordinary differential equations of the system, neglecting the damping term, 
are 
⎩
⎪
⎨
⎪
⎧𝑘𝑘𝑅𝑅
𝑇𝑇𝑖𝑖𝑅𝑅(𝑅𝑅)
𝑇𝑇𝑅𝑅
= 𝑣𝑣𝑅𝑅(𝑅𝑅)−𝑣𝑣𝑓𝑓𝑘𝑘𝑚𝑚𝑓𝑓(𝑅𝑅)−𝑖𝑖𝑅𝑅�𝑅𝑅�𝑅𝑅𝑅𝑅
𝐽𝐽𝑅𝑅
𝑇𝑇𝜔𝜔𝑚𝑚(𝑅𝑅)
𝑇𝑇𝑅𝑅
= 𝑇𝑇𝑘𝑘𝑚𝑚�𝑅𝑅�−𝑇𝑇𝑘𝑘�𝑅𝑅�,  (2.18) 
The subscript 𝑅𝑅 is used to refer to as physical variables/parameters. 𝑘𝑘𝑝𝑝 and 𝐽𝐽𝑝𝑝 are 
the motor inductance and inertia respectively. 𝑇𝑇𝑏𝑏𝑏𝑏(𝑅𝑅) = 𝑘𝑘𝑇𝑇𝑖𝑖𝑚𝑚(𝑅𝑅) is the electromagnetic 
torque, where 𝑘𝑘𝑇𝑇 [𝑉𝑉/𝑅𝑅𝑅𝑅𝑇𝑇/𝐺𝐺] is the DC motor torque constant between 𝑇𝑇𝑏𝑏𝑏𝑏(𝑅𝑅) and the 
armature current 𝑖𝑖𝑚𝑚(𝑅𝑅). The back‐electromagnetic voltage is 𝑣𝑣𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏(𝑅𝑅) = 𝑘𝑘𝑏𝑏𝑝𝑝𝜔𝜔𝑏𝑏(𝑅𝑅), 
where 𝑘𝑘𝑏𝑏𝑝𝑝 [𝑁𝑁𝑚𝑚/𝑅𝑅𝑅𝑅𝑇𝑇/𝐺𝐺]  is the speed constant between the motor speed 𝜔𝜔𝑏𝑏 and 
𝑣𝑣𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏(𝑅𝑅).  
The armature current and motor speed can be selected as controlled states 
variables. The armature voltage 𝑣𝑣𝑚𝑚(𝑅𝑅) represents a manipulated input to the physical 
system. On the other hand, the load torque 𝑇𝑇𝐿𝐿(𝑅𝑅) is a disturbance to the system. 
From the system of equations in (2.18) it is possible to derive the correspondent 
block diagram in the Laplace domain, shown in Fig. 2.17. 
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Fig. 2.17.  Simplified block diagram of the closed loop system of a DC permanent magnet 
servo drive neglecting system delays and damping 
From Fig. 2.17 two state feedback cross‐coupled paths can be identified. In 
particular, 𝐼𝐼𝑚𝑚 affects the physical system via the motor armature resistance 𝑅𝑅𝑝𝑝. 
Similarly, 𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏 (or 𝜔𝜔𝑏𝑏) and 𝐼𝐼𝑚𝑚 are coupled. In fact, as 𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏 changes, since it is fed 
back to the first summing junction, it affects the direct path which comes next, i.e. 𝐼𝐼𝑚𝑚.  
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Fig. 2.18.  Simplified block diagram of the closed loop system of a DC permanent magnet 
servo drive neglecting system delays and damping: (a) state feedback cross‐coupling 
decoupling with 𝑅𝑅𝑚𝑚 and 𝑘𝑘𝑏𝑏𝑚𝑚; (b) resulting closed‐loop system after decoupling control actions 
with 𝑅𝑅𝑚𝑚 = 𝑅𝑅𝑝𝑝 and 𝑘𝑘𝑏𝑏𝑚𝑚 = 𝑘𝑘𝑏𝑏𝑝𝑝 
For the above reasons two decoupling techniques can be applied: 
• Introduce an additional state feedback path with gain 𝑅𝑅𝑚𝑚 = 𝑅𝑅𝑝𝑝, where the 
subscript 𝑅𝑅 is used to refer to as active variables/parameters, since are not 
physically present in the system but added via active control actions. This control 
action allows to decouple the effect of 𝐼𝐼𝑚𝑚 on the physical system; 
• To decouple the effect of 𝑉𝑉𝑏𝑏𝑏𝑏𝑏𝑏𝑏𝑏, an additional state feedback path is introduced 
with gain 𝑘𝑘𝑏𝑏𝑚𝑚 = 𝑘𝑘𝑏𝑏𝑝𝑝. 
The above mentioned state feedback cross‐coupling decoupling active actions are 
shown in the block diagram of Fig. 2.18(a). Since the transfer function associated to 
the modulator is approximated by a unit gain and computation and PWM delays are 
neglected, the system in Fig. 2.18(a) is equivalent to the system in Fig. 2.18(b), which 
represents an inductive load. 
The effect of state feedback decoupling is to improve the command tracking 
performances, sometimes decreasing the disturbance rejection properties of the 
system. It has also implications in the dynamic performance providing better dynamics 
during transients thanks to the added virtual damping to the system. 
The benefits introduced by state feedback decoupling will be extensively analysed 
since this active control action is applied to study the main physical system 
investigated in this thesis.  
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2.3.2 Disturbance Input Decoupling 
Another possible active control action consists in decoupling the disturbance to the 
physical system, i.e. referred to as Disturbance Input Decoupling (DID) [69]. In fact, 
in some cases, it is possible to measure the disturbance to the physical system or 
reconstruct it via other control techniques, e.g. observers [164], [165], [166].  
In order to effectively decouple the disturbance, the following relationship is 
considered, starting from (2.16) 
𝐵𝐵𝑈𝑈𝑏𝑏𝐼𝐼𝐼𝐼𝐼𝐼 + 𝐷𝐷𝑈𝑈𝑑𝑑 ≅ 0 →  
𝑈𝑈𝑏𝑏𝐼𝐼𝐼𝐼𝐼𝐼 ≅ −𝐵𝐵�
−1𝐷𝐷𝑈𝑈𝑑𝑑 (2.19) 
Being the superscript ~, denoting estimated values. 
However, for digital implementations, the following model in the discrete‐time 
domain must be considered to design the transfer function associated to DID, i.e. 
𝐺𝐺𝐼𝐼𝐼𝐼𝐼𝐼(𝑧𝑧).  
D(s)
+
-Ф +
- +
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GDID(z)
Ф
 
Fig. 2.19.  Model with Disturbance Input Decoupling 
 As shown in Fig. 2.19, the physical plant is split in two transfer function in the 
continuous‐time domain, named 𝐺𝐺𝑝𝑝1(𝐺𝐺) and 𝐺𝐺𝑝𝑝2(𝐺𝐺). The manipulated input to the 
physical system is referred to with 𝐺𝐺. This is obtained as the sum of the output from 
the state feedback controller (𝐺𝐺𝑆𝑆𝑆𝑆𝑆𝑆) and the output of 𝐺𝐺𝐼𝐼𝐼𝐼𝐼𝐼(𝑧𝑧). The latch interface 
holds the output of the digital controller over a sample period. The variables fed back 
from the physical system in the continuous‐time domain are sampled at the sample rate 
𝑇𝑇𝑠𝑠 and converted from Analog to Digital format. 𝐷𝐷(𝐺𝐺) represents the disturbance to the 
physical system. Accordingly 
𝒁𝒁�𝑮𝑮{Latch}𝐷𝐷(𝐺𝐺)𝐺𝐺𝑝𝑝2(𝐺𝐺)� − 𝐷𝐷(𝑧𝑧)𝐺𝐺𝐼𝐼𝐼𝐼𝐼𝐼(𝑧𝑧)𝑁𝑁𝐿𝐿𝐷𝐷(𝑧𝑧) = 0 (2.20) 
Where 𝑁𝑁𝐿𝐿𝐷𝐷(𝑧𝑧) = 𝒁𝒁�𝑮𝑮{Latch}𝐺𝐺𝑝𝑝1(𝐺𝐺)𝐺𝐺𝑝𝑝2(𝐺𝐺)� is referred to as New System 
Dynamics. Consequently 
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𝐺𝐺𝐼𝐼𝐼𝐼𝐼𝐼(𝑧𝑧) = 𝒁𝒁�𝑮𝑮{Latch}𝐺𝐺𝑝𝑝2(𝐺𝐺)�
𝒁𝒁�𝑮𝑮{Latch}𝐺𝐺𝑝𝑝1(𝐺𝐺)𝐺𝐺𝑝𝑝2(𝐺𝐺)� = 𝒁𝒁�𝑮𝑮{Latch}𝐷𝐷(𝐺𝐺)𝐺𝐺𝑝𝑝2(𝐺𝐺)�𝐷𝐷(𝑧𝑧)𝑁𝑁𝐿𝐿𝐷𝐷(𝑧𝑧)  (2.21) 
In this case the disturbance must be known a priori, which is practically unfeasible. 
Another possibility is to model 𝐷𝐷(𝐺𝐺) as to enter the physical system via a latch 
interface, as can be seen in Fig. 2.20. In this case, the aim is to make the disturbance 
input response at the sample instant equal to zero. This is reasonable unless the 
disturbance is faster respect to the sample rate. In this scenario (2.20) becomes 
𝐷𝐷(𝑧𝑧)𝒁𝒁�𝑮𝑮{Latch}𝐺𝐺𝑝𝑝2(𝐺𝐺)� − 𝐷𝐷(𝑧𝑧)𝐺𝐺𝐼𝐼𝐼𝐼𝐼𝐼(𝑧𝑧)𝑁𝑁𝐿𝐿𝐷𝐷(𝑧𝑧) = 0 (2.22) 
Consequently 
𝐺𝐺𝐼𝐼𝐼𝐼𝐼𝐼(𝑧𝑧) = 𝒁𝒁�𝑮𝑮{Latch}𝐺𝐺𝑝𝑝2(𝐺𝐺)�
𝒁𝒁�𝑮𝑮{Latch}𝐺𝐺𝑝𝑝1(𝐺𝐺)𝐺𝐺𝑝𝑝2(𝐺𝐺)� = 𝒁𝒁�𝑮𝑮{Latch}𝐺𝐺𝑝𝑝2(𝐺𝐺)�𝑁𝑁𝐿𝐿𝐷𝐷(𝑧𝑧)  (2.23) 
In this case the disturbance must not be known a priori, but only at the sampling 
instant. 
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Fig. 2.20.  Model with Disturbance Input Decoupling latched 
The main reason to perform DID is to increase the disturbance rejection properties 
of the system, in proportion to the DID the system is able to perform.  
2.3.3 Command Feedforward 
Another possible active control action is Command Feedforward. In literature, this 
term is sometimes used to refer erroneously to state feedback cross‐coupling 
decoupling. In fact, as State Feedback cross-coupling Decoupling, Command 
Feedforward is used for decoupling purposes. However, it is used to improve 
command tracking performance without affecting intrinsic dynamics. 
It is based on knowing in advance the commanded reference trajectories, which 
are fed in open loop via an appropriate transfer function after the state feedback 
controller. With reference to (2.16) 
55
56 
 
𝑈𝑈𝐶𝐶𝑆𝑆𝑆𝑆 = 𝐵𝐵�−1�?̇?𝑋∗ − 𝐴𝐴𝑋𝑋∗� � (2.24) 
For a digital implementation, the Command Feedforward active control action is 
represented in Fig. 2.21. Given an arbitrary trajectory ∅∗ to follow, this is fed forward 
to the closed loop such that the tracking error is held to zero. In this way, the 
manipulated input from the state feedback controller 𝐺𝐺𝑆𝑆𝑆𝑆𝑆𝑆 is adjusted before being 
applied to the physical system (𝐺𝐺) through the latch interface.  
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Fig. 2.21.  Generic model to illustrate Command Feedforward principle 
Accordingly, the following expressions can be derived to compute 𝐺𝐺𝐶𝐶𝑆𝑆𝑆𝑆(𝑧𝑧) 
𝑁𝑁𝐿𝐿𝐷𝐷(𝑧𝑧) = ∅(𝑧𝑧)
𝐺𝐺(𝑧𝑧) → 𝐺𝐺𝐶𝐶𝑆𝑆𝑆𝑆 = ∅∗(𝑧𝑧) 𝑁𝑁?̃?𝐿𝐷𝐷−1 
Being 𝑁𝑁?̃?𝐿𝐷𝐷 the estimated 𝑁𝑁𝐿𝐿𝐷𝐷. As a consequence 
𝐺𝐺𝐶𝐶𝑆𝑆𝑆𝑆(𝑧𝑧) = 𝑁𝑁?̃?𝐿𝐷𝐷−1 
2.4 Standards for UPS Systems 
In this Section the standard of reference to assess the dynamic performance of power 
converters in standalone microgrids/UPS systems supplying linear and nonlinear loads 
is described, highlighting the main relevant aspects. The standard of reference is the 
IEC 62040‐3 normative [167], which sets the method of specifying the performance 
and test requirements for UPS systems. Specifically, it defines a UPS system as a 
combination of converters, switches and energy storage devices (such as batteries), 
constituting a power system for maintaining continuity of load power in case of input 
power failure. In this thesis the system addressed does not include energy storage 
devices, except for the DC source. The analysis is performed as “starting” from the 
DC link. 
In normal mode of operation a UPS should be compatible with public low‐voltage 
supplies. Among the main requirements, the THD of voltage should be lower than 8% 
with a maximum level of individual harmonics according to the compatibility levels 
for individual harmonic voltages in low‐voltage networks, as imposed by IEC 61000‐
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2‐2, reported in Table 2.1. Even though the UPS operates off‐grid, this standard can 
be considered for further evaluations of harmonic distortion in the output supplied 
voltage. 
Table 2.1 Compatibility levels for individual harmonic voltages in low voltage networks 
(rms values as percent of rms value of the fundamental component) - IEC 61000-2-2 standard 
Odd harmonics non‐
multiple of 3 
Odd harmonics multiple of 
3 Even harmonics 
Harmonic 
order [h] 
Harmonic 
voltage [%] 
Harmonic 
order [h] 
Harmonic 
voltage [%] 
Harmonic 
order [h] 
Harmonic 
voltage [%] 
5 
7 
11 
13 
17≤n≤ 49 
6 
5 
3.5 
3 
X11 
3 
9 
15 
21 
21≤n≤ 45 
5 
1.5 
0.3 
0.2 
0.2 
2 
4 
6 
8 
10≤n≤ 50 
2 
1 
0.5 
0.5 
X22 
The lab‐test experiments are performed to verify the THD of voltage while 
supplying rated steady‐state linear and nonlinear loads, as specified in IEC 62040‐3 
— Annex E. Moreover, the HD of specific low‐order harmonics multiples of the 
fundamental frequency are computed. The output voltage transient deviation and 
recovery time for a step change in load current for both linear and nonlinear loads are 
verified as well, in compliance with the standards specified in IEC 62040‐3—Annex 
E. 
The reference linear load 𝑅𝑅𝑙𝑙 is resistive, such that 
𝑅𝑅𝑙𝑙 = 𝑉𝑉𝑟𝑟,𝑙𝑙2𝐺𝐺𝑟𝑟,𝑖𝑖𝑖𝑖𝑖𝑖 
Being 𝑉𝑉𝑟𝑟,𝑙𝑙 the rms value of the line voltage (phase‐to‐phase) at inverter output in 
rated conditions, while 𝐺𝐺𝑟𝑟,𝑖𝑖𝑖𝑖𝑖𝑖 is the rated active power of the inverter. In this work, 
𝑉𝑉𝑟𝑟,𝑙𝑙 = √3 220 𝑉𝑉 and 𝐺𝐺𝑟𝑟,𝑖𝑖𝑖𝑖𝑖𝑖 = 2200 𝐺𝐺 (unit power factor), which gives 𝑅𝑅𝑙𝑙 = 66 Ω. A 
value of 𝑅𝑅𝑙𝑙 = 68 Ω has been set to perform the tests. 
A diode bridge rectifier with an LC output filter supplying a resistive load is used 
as nonlinear load. The load resistance of the diode bridge rectifier is set such that the 
load rms current is equal to that supplying the reference linear load. With reference to 
a three‐phase three‐wire symmetrical system 
𝐿𝐿3𝑏𝑏 = √3𝑉𝑉𝑟𝑟,𝑙𝑙𝐼𝐼𝑟𝑟 
                                                          
1 X1 = 2.27x(17/n)‐0.27 
2 X2 = 0.25x(10/n)+0.25 
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with 𝐼𝐼𝑟𝑟 being the rms value of the rated line current and 𝐿𝐿3𝑏𝑏 the apparent power. 
With the values previously introduced 𝐼𝐼𝑟𝑟 ≅ 3.3 𝐴𝐴. It should be noted that this value 
slightly varies depending on the harmonic output voltage components, which are 
compensated by PR controllers tuned at specific low‐order harmonics. 
Depending on the load supplied, i.e. linear or nonlinear, the instantaneous voltage 
variation to a full step load change from open circuit to rated load shall comply with 
the limits imposed by the normative. With reference to Fig. 2.22, the voltage deviation 
from a reference value is mapped within an envelope which sets the acceptable voltage 
deviation boundaries, depending on the load supplied and the time occurrence during 
transient. In the following, the dynamic output performance in case of linear and 
nonlinear loads supply is verified according to similar curves imposed by the 
normative. 
 
Fig. 2.22.  Instantaneous voltage variation in compliance with the dynamic output 
performance imposed to critical loads. [Picture from IEC 62040‐3 standard] 
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Chapter III 
3 Physical System Modelling in the 
Continuous-Time Domain 
3.1 Continuous-Time Domain Modelling 
Part of the work described in this chapter has been previously published in [1], 
[7], [8], [14], [15], [16], [20], [21]. 
With reference to the block diagram of a three-phase VSI with voltage and current 
loops represented in Fig. 2.1, the simplified block diagram of the closed loop system 
is shown in Fig. 3.1.  
-Gi(s) GPWM(s)
R
1
s
1
Lf
+ +- 1
s
1
Cf
-+
-
Gv(s)
Vcαβ* +
-
Gdec(s)
+
+
Regulators
Physical Plant
State feedback decoupling
ILαβ* ILαβ
Ioαβ
Vcαβ
State feedback coupling
Viαβ
 
Fig. 3.1.  Simplified block diagram of the closed loop system 
𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽
∗  and 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗  are the reference capacitor voltage and current vectors, 𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽 is the 
output current vector, which acts as a disturbance to the system, and 𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽 is the input 
voltage applied to the LC filter. 𝐺𝐺𝑖𝑖(𝐺𝐺) and 𝐺𝐺𝑖𝑖(𝐺𝐺) represent the current and voltage 
regulators transfer functions, 𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) is the transfer function related to computation 
and PWM delays, whereas 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) is the transfer function related to the decoupling of 
the controlled states. 𝑘𝑘𝑏𝑏 and 𝑅𝑅 are the filter inductor and its equivalent series resistance 
(ESR) respectively, while 𝐶𝐶𝑏𝑏 is the filter capacitor. With reference to Fig. 2.1, the 
capacitor 𝐶𝐶𝑏𝑏 = 3𝐶𝐶 is the equivalent capacitance of a Y connection configuration. 
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The design of voltage and current regulators is based on serial tuning, with the 
innermost loop the first to be designed according to the desirable bandwidth and 
system damping [168]. In the next section the design of current regulators is discussed, 
with respect to voltage decoupling and the reduction in the achievable bandwidth 
whenever the computation and PWM delays are not compensated for on the 
decoupling path. 
The differential equations describing the system in a single‐phase representation 
are 
⎩
⎪
⎨
⎪
⎧𝑘𝑘𝑓𝑓
𝑇𝑇𝑖𝑖𝑘𝑘(𝑅𝑅)
𝑇𝑇𝑅𝑅
= 𝑣𝑣𝑖𝑖(𝑅𝑅)−𝑣𝑣𝑐𝑐(𝑅𝑅)−𝑖𝑖𝑘𝑘(𝑅𝑅)𝑅𝑅
𝐶𝐶𝑓𝑓
𝑇𝑇𝑣𝑣𝑐𝑐(𝑅𝑅)
𝑇𝑇𝑅𝑅
= 𝑖𝑖𝑘𝑘�𝑅𝑅�− 𝑖𝑖𝐼𝐼�𝑅𝑅�.  (3.1) 
The ESR of 𝐶𝐶𝑏𝑏 is not considered in the model, since its effect appears far above 
the frequency range of concern [54], it is usually small and has little effect in dynamics. 
In the Laplacian domain  
�
𝐺𝐺𝑘𝑘𝑓𝑓𝐼𝐼𝑘𝑘(𝐺𝐺) =𝑉𝑉𝑖𝑖(𝐺𝐺)−𝑉𝑉𝑐𝑐(𝐺𝐺)−𝐼𝐼𝑘𝑘(𝐺𝐺)𝑅𝑅
𝐺𝐺𝐶𝐶𝑓𝑓𝑉𝑉𝑐𝑐(𝐺𝐺) = 𝐼𝐼𝑘𝑘(𝐺𝐺)−𝐼𝐼𝐼𝐼(𝐺𝐺).  (3.2) 
Since 
𝑉𝑉𝑖𝑖(𝐺𝐺) = [𝐼𝐼𝐿𝐿∗(𝐺𝐺) − 𝐼𝐼𝐿𝐿(𝐺𝐺)]𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺). (3.3) 
Substituting the first equation of (3.2) in (3.3) leads to 
𝐺𝐺𝑘𝑘𝑏𝑏𝐼𝐼𝐿𝐿(𝐺𝐺) = [𝐼𝐼𝐿𝐿∗(𝐺𝐺) − 𝐼𝐼𝐿𝐿(𝐺𝐺)]𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) − 𝑉𝑉𝑐𝑐(𝐺𝐺) − 𝐼𝐼𝐿𝐿(𝐺𝐺)𝑅𝑅. (3.4) 
The equations are transformed to the 𝛼𝛼𝛼𝛼‐stationary reference frame as 
�
𝐺𝐺𝑘𝑘𝑓𝑓𝒌𝒌𝑘𝑘𝛼𝛼𝛼𝛼(𝐺𝐺) = �𝒌𝒌𝑘𝑘𝛼𝛼𝛼𝛼∗ (𝐺𝐺)−𝒌𝒌𝑘𝑘𝛼𝛼𝛼𝛼(𝐺𝐺)�𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝐺𝐺𝐺𝐺𝐺𝐺(𝐺𝐺)−𝑽𝑽𝑐𝑐𝛼𝛼𝛼𝛼(𝐺𝐺)−𝒌𝒌𝑘𝑘𝛼𝛼𝛼𝛼(𝐺𝐺)𝑅𝑅
𝐺𝐺𝐶𝐶𝑓𝑓𝑽𝑽𝑐𝑐𝛼𝛼𝛼𝛼(𝐺𝐺) = 𝒌𝒌𝑘𝑘𝛼𝛼𝛼𝛼(𝐺𝐺)−𝒌𝒌𝐼𝐼𝛼𝛼𝛼𝛼(𝐺𝐺).  (3.5) 
Where 
�
𝒌𝒌𝑘𝑘𝛼𝛼𝛼𝛼(𝐺𝐺) = 𝐼𝐼𝑘𝑘𝛼𝛼(𝐺𝐺) + 𝑗𝑗𝐼𝐼𝑘𝑘𝛼𝛼(𝐺𝐺)
𝒌𝒌𝐼𝐼𝛼𝛼𝛼𝛼(𝐺𝐺) = 𝐼𝐼𝐼𝐼𝛼𝛼(𝐺𝐺) + 𝑗𝑗𝐼𝐼𝐼𝐼𝛼𝛼(𝐺𝐺). (3.6) 
𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝑉𝑉𝑐𝑐𝛼𝛼(𝐺𝐺) + 𝑗𝑗𝑉𝑉𝑐𝑐𝛽𝛽(𝐺𝐺). (3.7) 
3.2 Inner Current Loop Design 
To design the inner current loop the block diagram of Fig. 3.2 is considered. The output 
current 𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽 is related to 𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽 through a generic load impedance 𝒁𝒁(𝐺𝐺). 
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Fig. 3.2  Block diagram for the inner current loop 
The design of the coefficients at the fundamental frequency of a PR controller, 
employed for the control of alternating quantities in the αβ‐stationary reference frame, 
can be made starting from the design of a PI controller employed in the dq‐rotating 
reference frame, as previously explained in Section 2.2.1.2. The link between the two 
controllers is represented by the rotational matrix. 
The physical parameters of the inverter‐side filter and the operation features of the 
inverter used in this work are given in Table 3.1. The grid frequency is 𝑓𝑓𝑔𝑔𝑟𝑟𝑖𝑖𝑑𝑑 = 50 𝑚𝑚𝑧𝑧. 
Table 3.1  System Parameters 
Parameter Value 
Switching frequency 𝑓𝑓𝑠𝑠𝑠𝑠 = 10 𝑘𝑘𝑚𝑚𝑧𝑧 
Filter inductance 𝑘𝑘𝑏𝑏 = 1.8 𝑚𝑚𝑚𝑚 
Filter capacitor 𝐶𝐶𝑏𝑏 = 27 µ𝐹𝐹 
Inductor ESR 𝑅𝑅 = 0.1 𝛺𝛺 
Linear load  𝑅𝑅𝑙𝑙 = 68 𝛺𝛺 
Nonlinear load 
𝐶𝐶𝑝𝑝𝐿𝐿 = 235 µ𝐹𝐹 
𝑅𝑅𝑝𝑝𝐿𝐿 = 155 𝛺𝛺 
𝑘𝑘𝑝𝑝𝐿𝐿 = 0.084 𝑚𝑚𝑚𝑚 
The proportional gain 𝑘𝑘𝑝𝑝𝐼𝐼 value is chosen to provide an inner current loop 
bandwidth of 𝑳𝑳𝒃𝒃𝒃𝒃 = 𝟏𝟏 𝒌𝒌𝑯𝑯𝑯𝑯 (1/10 of 𝑓𝑓𝑠𝑠𝑠𝑠). However, it is possible to change this value 
to analyse its effect on the closed loop response. Firstly, the design is based on 
neglecting the effect of capacitor voltage state cross‐coupling. It can be considered 
as a disturbance to the inner current loop. Therefore 
𝑘𝑘𝑝𝑝𝐼𝐼 = 2𝜋𝜋𝑓𝑓𝑏𝑏𝑠𝑠𝑘𝑘𝑏𝑏 = 𝜔𝜔𝑏𝑏𝑠𝑠𝑘𝑘𝑏𝑏 → (3.8) 
𝑘𝑘𝑝𝑝𝐼𝐼 ≅ 11.31.  
It must be remarked that the gain calculated in this design does not take into 
account the computation and PWM delays. These effects will be taken into account 
later, and the regulators gains shown here are just to have a reference value.  The 
integral term of the PR controller 𝑘𝑘𝑖𝑖𝐼𝐼 does not change the bandwidth, but has an 
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influence in the gain and phase at 50 Hz. Higher values of 𝑘𝑘𝑖𝑖𝐼𝐼 reduce the magnitude 
and phase error at 50 Hz. A zero‐pole cancellation approach can be used for its design 
𝑘𝑘𝑝𝑝𝐼𝐼 + 𝑘𝑘𝑖𝑖𝐼𝐼𝐺𝐺 = 𝐺𝐺𝑘𝑘𝑝𝑝𝐼𝐼 + 𝑘𝑘𝑖𝑖𝐼𝐼𝐺𝐺 = 𝑘𝑘𝑝𝑝 �𝐺𝐺 + 𝑘𝑘𝑖𝑖𝐼𝐼𝑘𝑘𝑝𝑝𝐼𝐼�𝐺𝐺 . (3.9) 
According to the physical values of the inverter‐side filter, the relationship 
between 𝑘𝑘𝑝𝑝𝐼𝐼 and 𝑘𝑘𝑖𝑖𝐼𝐼 is 
𝑘𝑘𝑖𝑖𝐼𝐼
𝑘𝑘𝑝𝑝𝐼𝐼
= 𝑅𝑅
𝑘𝑘𝑏𝑏
→ 𝑘𝑘𝑖𝑖𝐼𝐼 = 𝑅𝑅𝑘𝑘𝑏𝑏 𝑘𝑘𝑝𝑝𝐼𝐼 . (3.10) 
Therefore 
𝑘𝑘𝑖𝑖𝐼𝐼 ≅ 628. 
This is a reference value and will be changed in the design to show its effect on 
the inner current closed loop frequency response. The closed loop transfer function to 
analyse the behaviour of the inner loop is derived based on 
�𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽
∗ (𝐺𝐺) − 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)�𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) = 𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝐺𝐺). (3.11) 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) = �𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝐺𝐺) − 𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝐺𝐺)� 1𝐺𝐺𝑘𝑘𝑏𝑏 + 𝑅𝑅 . (3.12) 
𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝐺𝐺) = �𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) − 𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺)� 1𝐶𝐶𝑏𝑏𝐺𝐺 . (3.13) 
Rearranging (3.12) and substituting in (3.11), leads to 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)�𝐺𝐺𝑘𝑘𝑏𝑏 + 𝑅𝑅� + 𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝐺𝐺)(𝐺𝐺) → 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)�𝐺𝐺𝑘𝑘𝑏𝑏 + 𝑅𝑅� + 𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝐺𝐺) = �𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) − 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)�𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺). (3.14) 
Substituting (3.13) in (3.14) and rearranging 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)�𝐺𝐺𝑘𝑘𝑏𝑏 + 𝑅𝑅� + �𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) − 𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺)�  1𝐶𝐶𝑏𝑏𝐺𝐺= 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) − 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) → 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)�𝐺𝐺𝑘𝑘𝑏𝑏 + 𝑅𝑅� + 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) 1𝐺𝐺𝐶𝐶𝑏𝑏 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)= 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) + 𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺) 1𝐶𝐶𝑏𝑏𝐺𝐺 → 
��𝐺𝐺𝑘𝑘𝑏𝑏 + 𝑅𝑅�𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1�𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)= 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) + 𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺)  → 
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𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺)+ 1
𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1 𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺) . (3.15) 
This transfer function can be analysed in two ways: i) by looking just at the 
tracking features of the controller and analyse the effect of 𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝐺𝐺) [or 𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺)] as a 
disturbance (disturbance rejection properties). For this case, neglecting 𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝐺𝐺) [or 
𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺)] results in the analysis of the tracking performance, and neglecting 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) 
results in the analysis of the disturbance rejection; ii) by including the effect of 𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺) 
as a function of the output voltage and load impedance. For this case, it is possible to 
have in just one transfer function the steady‐state features of the tracking and 
disturbance. However, the resulting frequency response is load dependent. To take into 
account this effect, the following model can be employed 
𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝐺𝐺)𝒁𝒁(𝐺𝐺)  . (3.16) 
By substituting (3.16) in (3.13) and rearranging 
𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) − 𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺)𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 → 
𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺) + 𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) → 
�𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1�𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) → 
𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺) = 1𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) . (3.17) 
Consequently, substituting (3.17) in (3.15) 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺)+ 1
�𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1� 1�𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1� 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)
→ 
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𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) �1 − 1
�𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1��𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1��= 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝐺𝐺
𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) → 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) ��𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1��𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1� − 1
�(𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1)��𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1� �= 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺
𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) → 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺�𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1�
�𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1��𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1� − 1 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) → 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏2𝐺𝐺𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝑅𝑅𝑑𝑑𝑏𝑏𝑖𝑖1𝐺𝐺2 + 𝑓𝑓𝑑𝑑𝑏𝑏𝑖𝑖1𝐺𝐺 + 𝑐𝑐𝑑𝑑𝑏𝑏𝑖𝑖1 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺), (3.18) 
being 
𝑅𝑅𝑑𝑑𝑏𝑏𝑖𝑖1 = 𝒁𝒁(𝐺𝐺)𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏2, 
𝑓𝑓𝑑𝑑𝑏𝑏𝑖𝑖1 = 𝒁𝒁(𝐺𝐺)𝑅𝑅𝐶𝐶𝑏𝑏2 + 𝑍𝑍(𝐺𝐺)𝐶𝐶𝑏𝑏2𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) + 𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏 , 
𝑐𝑐𝑑𝑑𝑏𝑏𝑖𝑖1 = 𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏 + 𝑅𝑅𝐶𝐶𝑏𝑏 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏. 
The two transfer functions in (3.15) and (3.18) include the effect of the output 
voltage on the current loop. One way to eliminate this effect is performing a voltage 
cross‐coupling decoupling. If the output voltage is measured, it is possible to decouple 
its effect on the inner current loop as shown in Fig. 3.3. 
-Gi(s) GPWM(s)
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Fig. 3.3  Block diagram of the inner current loop with output voltage cross‐coupling 
decoupling 
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For the system presented in Fig. 3.3, the following transfer function can be derived 
𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)�𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) − 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) � + 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝐺𝐺). (3.19) 
Therefore 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) = �𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝐺𝐺) − 𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝐺𝐺)�  1𝐺𝐺𝑘𝑘𝑏𝑏 + 𝑅𝑅 → 
�𝑘𝑘𝑏𝑏𝐺𝐺 + 𝑅𝑅�𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝐺𝐺) − 𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝐺𝐺) → 
�𝑘𝑘𝑏𝑏𝐺𝐺 + 𝑅𝑅�𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)= 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)�𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) − 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) � + 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝐺𝐺)
− 𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝐺𝐺) → 
�𝑘𝑘𝑏𝑏𝐺𝐺 + 𝑅𝑅�𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)= 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) − 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)+ [𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) − 1]𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝐺𝐺). (3.20) 
Substituting (3.13) in (3.20) leads to 
�𝑘𝑘𝑏𝑏𝐺𝐺 + 𝑅𝑅 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)�𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)= 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺)+ [𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) − 1] �𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) − 𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺)�𝐶𝐶𝑏𝑏𝐺𝐺 → 
𝐶𝐶𝑏𝑏𝐺𝐺�𝑘𝑘𝑏𝑏𝐺𝐺 + 𝑅𝑅 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)�𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)= 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝐺𝐺𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) + [𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) − 1]𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)
− [𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) − 1]𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺) → 
�𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺
2 + 𝑅𝑅𝐶𝐶𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝐺𝐺 − [𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) − 1]�𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)= 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝐺𝐺𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) − [𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) − 1]𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺) → 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)= 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺
𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝐺𝐺 − [𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) − 1] 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺)
−
𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) − 1
𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 − [𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) − 1] 𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺). (3.21) 
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By considering ideal voltage cross‐coupling decoupling (this corresponds to 
design 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) = 𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)−1), the closed loop transfer function for the inner current 
loop is 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝑘𝑘𝑏𝑏𝐺𝐺 + 𝑅𝑅 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺). (3.22) 
By observing this transfer function, it is possible to conclude that the output 
current does not affect anymore the inner current loop. This results in an easier design 
of the controller, with better dynamics, and with a dynamic behaviour that is not load 
sensitive. 
To analyse the dynamic properties of the above transfer function it is necessary to 
choose the regulator topology (and its design), and to choose the appropriate model of 
the delay. In the next sections these topics will be addressed. 
3.3 System Delay Modelling 
The first thing to consider in the analysis is what model should be used for the 
computation and PWM delays. The physical delay has the form of an exponential 
decay (𝑘𝑘−𝑇𝑇𝑑𝑑𝑠𝑠). There are at least two first‐order expressions based on rational transfer 
functions that are usually used to approximate the delay (options based on the first 
order Padé approximation) [37] 
𝑘𝑘−𝑇𝑇𝑑𝑑𝑠𝑠 ≈
11 + 𝑇𝑇𝑑𝑑𝐺𝐺. (3.23) 
𝑘𝑘−𝑇𝑇𝑑𝑑𝑠𝑠 ≈
1 − (𝑇𝑇𝑑𝑑/2)𝐺𝐺1 + (𝑇𝑇𝑑𝑑/2)𝐺𝐺. (3.24) 
By considering 𝑇𝑇𝑑𝑑 = 1.5𝑇𝑇𝑠𝑠 and 𝑇𝑇𝑠𝑠 = 100 𝜇𝜇𝐺𝐺 (𝑓𝑓𝑠𝑠 = 10 𝑘𝑘𝑚𝑚𝑧𝑧), the frequency 
response of 𝑘𝑘−𝑇𝑇𝑑𝑑𝑠𝑠, (3.23), and (3.24) are shown in Fig. 3.4. From this plot, it is clear 
that the approximation to be used depends on the frequency range to analyse, and this 
is coupled to the bandwidth chosen for the regulators. For the approximation using a 
first order lag, i.e. (3.23), the match is very good until approximately 300 Hz (𝑓𝑓𝑠𝑠/30). 
On the other hand, for the approximation using a zero in the right half plane, i.e. (3.24), 
the match is satisfactory until 1 kHz (𝑓𝑓𝑠𝑠/10). Therefore, if the inner loop is designed 
to have a wide bandwidth or the regulator is supposed to control harmonics, the 
expression (3.24) is the approximation to be used. To employ an inadequate 
approximation can lead to wrong design as it is shown later in this thesis. 
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Fig. 3.4  Frequency response of the delay (exponential) and its approximations (first order 
lag and fist order Padé approximations) - 𝑻𝑻𝒙𝒙 = 𝟏𝟏.𝟓𝟓𝑻𝑻𝟓𝟓 = 𝟏𝟏𝟓𝟓𝟏𝟏 𝝁𝝁𝟓𝟓 
3.4 Regulators Topologies 
The analysis of the inner current loop is performed considering the following 
regulators: 
1) P controller: 
𝐺𝐺𝑖𝑖(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝐼𝐼 
2) Nonideal PR controller (𝜔𝜔𝑜𝑜 = 2𝜋𝜋50 𝑅𝑅𝑅𝑅𝑇𝑇/𝐺𝐺,  𝜔𝜔𝑐𝑐 = 5 𝑅𝑅𝑅𝑅𝑇𝑇/𝐺𝐺) 
𝐺𝐺𝑖𝑖(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝐼𝐼 + 2𝑘𝑘𝑖𝑖𝐼𝐼𝜔𝜔𝑐𝑐𝐺𝐺𝐺𝐺2 + 2𝜔𝜔𝑐𝑐𝐺𝐺 + 𝜔𝜔𝑜𝑜2 
3) Ideal PR controller (𝜔𝜔𝑜𝑜 = 2𝜋𝜋50 𝑅𝑅𝑅𝑅𝑇𝑇/𝐺𝐺) 
𝐺𝐺𝑖𝑖(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝐼𝐼 + 𝑘𝑘𝑖𝑖𝐼𝐼𝐺𝐺𝐺𝐺2 + 𝜔𝜔𝑜𝑜2 
4) Complex Vector PR controller (VPR) (𝜔𝜔𝑜𝑜 = 2𝜋𝜋50 𝑅𝑅𝑅𝑅𝑇𝑇/𝐺𝐺) 
𝐺𝐺𝑖𝑖(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝐼𝐼𝐺𝐺2 + 𝑘𝑘𝑖𝑖𝐼𝐼𝐺𝐺𝐺𝐺2 + 𝜔𝜔𝑜𝑜2  
In the next sections the effect of state feedback voltage decoupling on the 
performance of these regulators structures is investigated. 
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3.4.1 P Regulator 
3.4.1.1 P controller without voltage decoupling 
As a benchmark for comparison, the P controller is used. Also, a bandwidth for the 
inner current loop equal to 1 kHz is considered. The design of the gain depends on the 
delay model used and whether voltage decoupling is performed. The first case 
analysed is without voltage decoupling, i.e. 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) = 0, and neglecting computation 
and PWM delays, i.e. 𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) = 1. Neglecting 𝒌𝒌𝑜𝑜𝛼𝛼𝛽𝛽(𝐺𝐺) in (3.21) results in the 
analysis of the tracking performance, leading to 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏2𝐺𝐺2 + �𝑅𝑅𝐶𝐶𝑏𝑏 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐶𝐶𝑏𝑏�𝐺𝐺 + 1 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺). (3.25) 
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Fig. 3.5  Root locus for the inner current loop with P regulator, without voltage 
decoupling and neglecting system delays: x – open loop poles; ■ closed loop poles for 𝒌𝒌𝒌𝒌𝒌𝒌 =
𝟏𝟏𝟏𝟏.𝟑𝟑𝟑𝟑; o – zeros 
It can be noticed from the root locus in Fig. 3.5 that as the gain is increased, higher 
damping is achieved. This is in contrast with the results obtained if system delays are 
included for analysis. 
The second case analysed is without voltage decoupling and using the model for 
the delay in (3.23). The block diagram used to tune the system is shown in Fig. 3.6.  
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 (c) 
Fig. 3.6  Block diagram used for tuning the inner current loop without voltage decoupling: 
(a) simplification neglecting the output current; (b) block diagram manipulation of (a); (c) 
resulting open loop transfer function from (b) 
The root locus of this system with the open and closed loop poles is shown in Fig. 
3.7. The open loop poles are complex conjugate due to the coupling of the capacitor 
voltage. 
-6 -4 0
10 4
-2
-1.5
-1
-0.5
0
0.5
1
1.5
−
1
Td
−
Open Loop Poles
𝑅𝑅
2
±
(𝑅𝑅Cf)2 − 4
2
√
Lf LfCf
LfCf
σ: -1640
Mp: 43%
ξ: 0.259
kp: 8.24
103-2
Im
ag
. A
xi
s (
s-1
)
Real Axis (s-1)  
Fig. 3.7  Root locus for the inner current loop with P regulator and without voltage 
decoupling: x – open loop poles; ■ closed loop poles for 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟖𝟖.𝟑𝟑𝟐𝟐; o ‐ zeros; 
𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) = 𝟏𝟏 (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓)⁄  
It must be noted that no matter the bandwidth of the system is, the closed 
loop system will always have low damping. For the chosen bandwidth of 1 kHz the 
regulator gain is approximately 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟖𝟖.𝟏𝟏𝟑𝟑. 
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Fig. 3.8 shows the eigenvalue and zero migration as a function of the load. It shows 
that the system has a faster and lower damping behaviour as the load increases. 
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Fig. 3.8  Closed loop eigenvalue migration as a function of the load: arrows indicate 
increasing of the load impedance: x – closed loop poles; o – zeros; 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) = 𝟏𝟏 (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓)⁄  
The frequency response as a function of the load impedance is shown in Fig. 3.9. 
The arrow indicates increase in the load impedance, from short circuit (command 
tracking performance only) to open circuit conditions. For any value of the impedance 
the system shows a low gain for a broad frequency range including fundamental 
frequency (50 Hz), which means the commanded reference is not properly tracked 
resulting in very high steady‐state error. That is why in some research work the use of 
resonant regulators is suggested for this loop [26].  
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Fig. 3.9  Closed loop frequency response for the inner current loop with P regulator 
without voltage decoupling: effect of the load – arrows indicate increasing in the load 
impedance (from short circuit until open circuit); 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) = 𝟏𝟏 (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓)⁄  
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Fig. 3.10  Root locus for the inner current loop with P regulator and without voltage 
decoupling: x – open loop poles; ■ closed‐loop poles for 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏; o – zeros; 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) =(𝟏𝟏 − 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑) (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑)⁄  
However, as it will be shown later, using some resonant structures without voltage 
decoupling can lead to instability, independently of the regulator gains. Furthermore, 
at short circuit, the system behaves as an RL load. At this condition, it can be seen that 
the system bandwidth is approximately 1 kHz, as designed. However, it is difficult to 
assess the bandwidth of the system because the gain at low frequency is changing, and 
it is not possible to have a specific value for it at low frequencies. 
By considering the delay model in (3.24), the root locus of the system is presented 
in Fig. 3.10. This root locus shows that due to the right half plane zero (non‐minimal 
phase zero) the system can become unstable for certain gain values. This explains why 
the real system becomes unstable when the gain is increased above a certain value. 
This behaviour cannot be predicted when the model in (3.23) is used as approximation 
for computation and PWM delays.  
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Fig. 3.11  Closed loop frequency response for the inner current loop with P regulator and 
without voltage decoupling: effect of the load – arrows indicate increasing in the load 
impedance (from short circuit until open circuit); 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) = (𝟏𝟏 − 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑) (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑)⁄  
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Fig. 3.12  Closed loop frequency response for the inner current loop with P regulator and 
without voltage decoupling: effect of the load – arrows indicate increasing in the load 
impedance (from short circuit until open circuit); 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) = (𝟏𝟏 − 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑) (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑)⁄  
Another important consideration is as follows: to have the same bandwidth as for 
the case when 𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) = 1/(1 + 𝑇𝑇𝑑𝑑𝐺𝐺), implies that the gain value should be 𝒌𝒌𝒌𝒌𝒌𝒌 =
𝟓𝟓.𝟔𝟔𝟏𝟏. This is shown in the frequency response of Fig. 3.11. If the gain value is kept 
equal to 𝑘𝑘𝑝𝑝𝐼𝐼 = 8.24, the resulted bandwidth is approximately 1.7 kHz, as can be seen 
in Fig. 3.12. 
The main outcomes of this analysis are here summarized: 
• The capacitor coupling produces load dependent dynamics; 
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• Even with a P regulator the resulting closed loop system has a very low 
damping; 
• The P regulator is unable to produce zero steady‐state error at 50 Hz; 
• The delay model affects the understanding of the system behaviour and the 
design of the regulator. Table 3.2 summarizes the gain values as a function of 
the delay model used to design the system for a bandwidth of approximately 1 
kHz. There is a difference between the design with and without delay that can 
reach approximately 50%, depending on the delay model used. 
Table 3.2  Designed regulator parameter as a function of the delay model to have 1 kHz 
bandwidth without state feedback voltage decoupling 
Delay Model Value 
𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) = 𝟏𝟏 (no delay) 𝑘𝑘𝑝𝑝𝐼𝐼 = 11.31 
𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) = 𝟏𝟏 [𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓]⁄  𝑘𝑘𝑝𝑝𝐼𝐼 = 8.24 
𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) = [𝟏𝟏 − (𝑻𝑻𝒙𝒙/𝟑𝟑)𝟓𝟓] [𝟏𝟏 + (𝑻𝑻𝒙𝒙/𝟑𝟑)𝟓𝟓]⁄  𝑘𝑘𝑝𝑝𝐼𝐼 = 5.61 
3.4.1.2 P controller with ideal voltage decoupling 
If it were possible to exactly decouple (cancel) the capacitor coupling as shown in Fig. 
3.3, the simplified model presented in Fig. 3.13 could be used to analyse the dynamic 
behaviour of the inner current loop. 
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Fig. 3.13  Simplified block diagram of the inner current loop with ideal voltage decoupling 
In this case, ideal voltage decoupling is achieved. As can be seen, the load does 
not have influence on the inner current loop anymore. The corresponding closed loop 
transfer function has been previously derived [see (3.22)], to which corresponds the 
following open loop transfer function, with gain 𝑘𝑘𝑝𝑝𝐼𝐼 
𝑂𝑂𝑘𝑘(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝐼𝐼 𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝑘𝑘𝑏𝑏𝐺𝐺 + 𝑅𝑅 . (3.26) 
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Fig. 3.14  Root locus for the inner current loop with P regulator and with ideal voltage 
decoupling: x – open loop poles; ■ closed loop poles for 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟖𝟖.𝟑𝟑𝟐𝟐; o – zeros; 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) =
𝟏𝟏 (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓)⁄  
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Fig. 3.15  Root locus for the inner current loop with P regulator and with ideal voltage 
decoupling: x – open loop poles; ■ closed‐loop poles for 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏; o – zeros; 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) =(𝟏𝟏 − 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑) (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑)⁄  
For this system, the root loci for the two delay models are presented in Fig. 3.14 
and Fig. 3.15. As can be seen, due to the cross‐coupling decoupling, the open loop 
poles are real. Therefore, the tuning is much easier and the resulting closed loop 
systems present a damping much higher than for the case without decoupling, for the 
same bandwidth of 1 kHz. Furthermore, for the delay model with the zero on the right 
half‐plane, the system will be stable for values of 𝑘𝑘𝑝𝑝𝐼𝐼 < (2𝑘𝑘𝑏𝑏 + 𝑅𝑅𝑇𝑇𝑑𝑑)/𝑇𝑇𝑑𝑑. With 
reference to the plant values in Table 3.1, the system is stable for 𝑘𝑘𝑝𝑝𝐼𝐼 < 24.1. 
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With reference to the root locus in Fig. 3.16, the gain has been slightly increased 
to 𝑘𝑘𝑝𝑝𝐼𝐼 = 6.42, to which corresponds the damping factor ξ = 0.707. The correspondent 
bandwidth increases to about 1.2 kHz. 
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Fig. 3.16  Root locus for the inner current loop with P regulator and with ideal voltage 
decoupling: x – open loop poles; ■ closed‐loop poles for 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟔𝟔.𝟐𝟐𝟑𝟑; o – zeros; 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) =(𝟏𝟏 − 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑) (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑)⁄  
Fig. 3.17 and Fig. 3.18 show the frequency response of the closed loop system for 
the P regulator with ideal voltage decoupling using the two delay models. The system 
is not anymore load dependent, and except for the different gains (𝑘𝑘𝑝𝑝𝐼𝐼 = 8.28 in Fig. 
3.17 and 𝑘𝑘𝑝𝑝𝐼𝐼 = 6.42 in Fig. 3.18) the system has approximately the same behaviour 
with the expected bandwidth. 
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Fig. 3.17  Closed loop frequency response for the inner current loop with P regulator 
with voltage decoupling for 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟖𝟖.𝟑𝟑𝟖𝟖: 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) = 𝟏𝟏 (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓)⁄  
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Fig. 3.18  Closed loop freq. response for the inner current loop with P regulator with 
voltage decoupling for 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟔𝟔.𝟐𝟐𝟑𝟑: 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) = (𝟏𝟏 − 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑) (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑)⁄  
From now on, all the analysis will be presented only for the delay model 
𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) = [1 − (𝑇𝑇𝑑𝑑/2)𝐺𝐺] [1 + (𝑇𝑇𝑑𝑑/2)𝐺𝐺]⁄ . This model is adopted to simulate the 
system and represents better the dynamic properties observed during the simulations. 
It must be noted that if the bandwidth of the regulators and frequency range of 
interesting is low, there is no significant difference of using one or other model. 
Looking again at the open loop transfer function in (3.26) 
𝑂𝑂𝑘𝑘(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝐼𝐼 𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝑘𝑘𝑏𝑏𝐺𝐺 + 𝑅𝑅 → 
𝑂𝑂𝑘𝑘(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝐼𝐼 [1 − (𝑇𝑇𝑑𝑑/2)𝐺𝐺]
�𝑘𝑘𝑏𝑏𝐺𝐺 + 𝑅𝑅�[1 + (𝑇𝑇𝑑𝑑/2)𝐺𝐺] → 
𝑂𝑂𝑘𝑘(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝐼𝐼 2 − 𝑇𝑇𝑑𝑑𝐺𝐺𝑘𝑘𝑏𝑏𝑇𝑇𝑑𝑑𝐺𝐺2 + (2𝑘𝑘𝑏𝑏 + 𝑅𝑅𝑇𝑇𝑑𝑑)𝐺𝐺 + 2𝑅𝑅 → 
The correspondent closed loop transfer function is 
𝐶𝐶𝑘𝑘(𝐺𝐺) = −𝑘𝑘𝑝𝑝𝐼𝐼𝑘𝑘𝑏𝑏 𝐺𝐺 + 2𝑘𝑘𝑝𝑝𝐼𝐼𝑘𝑘𝑏𝑏𝑇𝑇𝑑𝑑
𝐺𝐺2 + �2𝑘𝑘𝑏𝑏 + 𝑅𝑅𝑇𝑇𝑑𝑑 − 𝑇𝑇𝑑𝑑𝑘𝑘𝑝𝑝𝐼𝐼𝑘𝑘𝑏𝑏𝑇𝑇𝑑𝑑 � 𝐺𝐺 + �2𝑅𝑅 + 2𝑘𝑘𝑝𝑝𝐼𝐼𝑘𝑘𝑏𝑏𝑇𝑇𝑑𝑑 � → 
76
77 
 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) = −𝑘𝑘𝑝𝑝𝐼𝐼𝑘𝑘𝑏𝑏 𝐺𝐺 + 2𝑘𝑘𝑝𝑝𝐼𝐼𝑘𝑘𝑏𝑏𝑇𝑇𝑑𝑑
𝐺𝐺2 + �2𝑘𝑘𝑏𝑏 + 𝑅𝑅𝑇𝑇𝑑𝑑 − 𝑇𝑇𝑑𝑑𝑘𝑘𝑝𝑝𝐼𝐼𝑘𝑘𝑏𝑏𝑇𝑇𝑑𝑑 � 𝐺𝐺 + �2𝑅𝑅 + 2𝑘𝑘𝑝𝑝𝐼𝐼𝑘𝑘𝑏𝑏𝑇𝑇𝑑𝑑 � 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺). (3.27) 
Being a canonical 2nd order system of the form 
𝐺𝐺(𝐺𝐺) = 𝜔𝜔𝑖𝑖2
𝐺𝐺2 + 2ƺ𝜔𝜔𝑖𝑖𝐺𝐺 + 𝜔𝜔𝑖𝑖2. (3.28) 
We can approximately apply the following relationships to the settling time, peak 
time, and overshoot, respectively 
𝑅𝑅𝑠𝑠,2% = 4𝜏𝜏 ≈ 4𝜎𝜎 
𝑅𝑅𝑝𝑝 = 𝜋𝜋𝜔𝜔𝑑𝑑    
𝐺𝐺𝑝𝑝 = 𝑘𝑘−ƺ𝜋𝜋/�1−ƺ2 
The main outcomes of this analysis are: 
• The capacitor voltage decoupling produces load independent dynamics with 
good dynamic properties; 
• The resulted system with a proportional regulator (for the same bandwidth) has 
a much higher damping than the case without voltage decoupling; 
• The delay model affects the design of the regulator; 
• The P regulator with voltage decoupling can produce almost zero steady‐state 
error for this system. It must be remarked that the reason for producing this 
error is because the equivalent series resistance of the inductor is very small 
for this system (0.1 Ω). The bigger this value is the bigger will be the steady‐
state error; 
• It is possible to use just a P regulator in the inner current loop when there is an 
outer voltage loop as is the case with isolated microgrids/UPS systems. 
3.4.1.3 P controller with nonideal voltage decoupling 
The results presented in the previous section consider the decoupling as ideal. 
Unfortunately, unless a lead compensator is designed to compensate for all the delays 
in the system (computation, PWM and measurement) the decoupling will be nonideal. 
In practice, the decoupling should be done using a system as shown in Fig. 3.3. 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) 
must be designed to compensate for the delays (lead compensator). To see the effect 
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of 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) on the system, the transfer function previously derived [see (3.21)] must be 
analysed, taking into account the load dependency [see (3.17)], leading to 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)= 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺
𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏 𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1 − 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺)
−
𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) − 1
𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1 − 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) 1𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) → 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺)��𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1 − 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)��𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1� + [𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) − 1]
�𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1 − 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)��𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1� �= 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺
𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺 + 1 − 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺) → 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏2𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐺𝐺 + 𝐶𝐶𝑏𝑏𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝑅𝑅𝑑𝑑𝑏𝑏𝑖𝑖1𝐺𝐺2 + 𝑓𝑓𝑑𝑑𝑏𝑏𝑖𝑖1𝐺𝐺 + 𝑐𝑐𝑑𝑑𝑏𝑏𝑖𝑖2 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺), (3.29) 
where 
𝑐𝑐𝑑𝑑𝑏𝑏𝑖𝑖2 = 𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏 + 𝑅𝑅𝐶𝐶𝑏𝑏 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏 − 𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺). 
By considering ideal voltage decoupling [this corresponds to design 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) =
𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)−1], the closed loop transfer function is  
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏2𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐺𝐺 + 𝐶𝐶𝑏𝑏𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝑅𝑅𝑑𝑑𝑏𝑏𝑖𝑖1𝐺𝐺2 + 𝑓𝑓𝑑𝑑𝑏𝑏𝑖𝑖1𝐺𝐺 + 𝑐𝑐𝑑𝑑𝑏𝑏𝑖𝑖3 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺), (3.30) 
being, as previously defined, 
𝑅𝑅𝑑𝑑𝑏𝑏𝑖𝑖1 = 𝒁𝒁(𝐺𝐺)𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏2, 
𝑓𝑓𝑑𝑑𝑏𝑏𝑖𝑖1 = 𝒁𝒁(𝐺𝐺)𝑅𝑅𝐶𝐶𝑏𝑏2 + 𝑍𝑍(𝐺𝐺)𝐶𝐶𝑏𝑏2𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) + 𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏 . 
Moreover 
𝑐𝑐𝑑𝑑𝑏𝑏𝑖𝑖3 = 𝑅𝑅𝐶𝐶𝑏𝑏 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏 . 
If the load is neglected [(𝒁𝒁(𝐺𝐺) = 0) in the above expression], the same expression 
as for ideal voltage decoupling is derived [see (3.22)]. 
Although the impedance 𝒁𝒁(𝐺𝐺) appears in the derived transfer function, the closed 
loop bode plot, step response and root locus of the system does not change as the 
impedance varies. This confirms the load independence of the system when ideal 
voltage decoupling is performed. 
From the practical point of view, care must be taken to design 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) such that it 
compensates for the delay introduced by 𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺). In fact, ideal voltage decoupling 
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corresponds to design 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) = 𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)−1, which results in an unstable transfer 
function if the approximation for 𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) with the non‐minimum phase zero is used 
or it is not practically feasible if the other approximation is employed since a derivative 
term should be used on the decoupling path. Unfortunately, a pure time delay does not 
have a realizable inverse [145]. Therefore, the analysis considering ideal voltage 
decoupling is just to understanding the best performance that could be achieved if that 
possibility could be implemented. 
3.4.1.4 P controller with nonideal voltage decoupling with unit transfer 
function 
If the decoupling is performed utilizing a decoupling transfer function approximated 
by a unit gain 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) = 1, the system closed loop transfer function, with explicit 
dependence on the load, will be 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝐺𝐺) = 𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏2𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐺𝐺 + 𝐶𝐶𝑏𝑏𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝑅𝑅𝑑𝑑𝑏𝑏𝑖𝑖1𝐺𝐺2 + 𝑓𝑓𝑑𝑑𝑏𝑏𝑖𝑖1𝐺𝐺 + 𝑐𝑐𝑑𝑑𝑏𝑏𝑖𝑖4 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽∗ (𝐺𝐺), (3.31) 
being 
𝑐𝑐𝑑𝑑𝑏𝑏𝑖𝑖4 = 𝑅𝑅𝐶𝐶𝑏𝑏 + 𝐺𝐺𝑖𝑖(𝐺𝐺)𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)𝐶𝐶𝑏𝑏 + 𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏 − 𝒁𝒁(𝐺𝐺)𝐶𝐶𝑏𝑏𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺). 
In this case, the decoupling is nonideal and the computation and PWM delays on 
the state feedback decoupling path are not compensated. This design approach is 
named nonideal voltage decoupling with unit transfer function, or simply nonideal 
voltage decoupling. 
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Fig. 3.19  Root locus for the inner current loop with P regulator and nonideal voltage 
decoupling - 𝑮𝑮𝒙𝒙𝝎𝝎𝑮𝑮(𝟓𝟓) = 𝟏𝟏: x – open loop poles; ■ closed loop poles for 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟔𝟔.𝟐𝟐𝟑𝟑; o – zeros 
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The system is different from the case with ideal voltage decoupling since the inner 
loop is affected by the output current. With nonideal voltage decoupling with unit 
transfer function, the value of the gain to achieve 1 kHz bandwidth is approximately 
𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟔𝟔.𝟐𝟐𝟑𝟑. For this case the root locus is shown in Fig. 3.19. Compared to ideal 
voltage decoupling (see Fig. 3.16) the damping of the system degrades with higher 
overshoot for the same proportional gain (see Fig. 3.19). However, the damping is still 
much higher than without voltage decoupling (see Fig. 3.10). 
The resulting closed loop frequency response is presented in Fig. 3.20.  
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Fig. 3.20  Closed loop frequency response for the inner current loop with P regulator and 
with nonideal (𝑮𝑮𝒙𝒙𝝎𝝎𝑮𝑮(𝟓𝟓) = 𝟏𝟏) and ideal voltage decoupling – arrows indicate decreasing in 
load (from rated resistive load until no‐load) 
Due to the nonideal voltage decoupling the system is still load dependent, but to a 
lesser extent than without decoupling. The achievable bandwidth is considerably 
reduced and limited by the computation and PWM delays, which are not compensated 
for on the state feedback decoupling path. However, it should be noted that the 
decoupling provides approximately 0 dB closed loop gain at low frequency 
components, as expected from a closed loop system. 
3.4.1.5 P controller with nonideal voltage decoupling with lead‐lag 
compensator 
To overcome the limitation introduced by modelling 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) = 𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺)−1, a 
possible solution could be to design 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) as a first order phase‐lead compensator 
with the form 
𝐺𝐺𝑙𝑙𝑏𝑏𝑚𝑚𝑑𝑑(𝐺𝐺) = 1 + 𝜏𝜏𝑧𝑧𝐺𝐺1 + 𝜏𝜏𝑝𝑝𝐺𝐺, 
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with 𝜏𝜏𝑝𝑝< 𝜏𝜏𝑧𝑧 determining the frequency range where positive phase is added to the 
system. The signal should be advanced in phase to compensate for the lag of 𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) 
at each frequency. As can be seen in the phase diagram of Fig. 3.4, the lag increases 
significantly with the increase in frequency. If 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) = 𝐺𝐺𝑙𝑙𝑏𝑏𝑚𝑚𝑑𝑑(𝐺𝐺) is designed to 
compensate for the delay at fundamental frequency, the closed loop transfer function 
is almost load independent (see Fig. 3.21), as if ideal voltage decoupling were 
performed. 
Frequency  (Hz)
M
ag
ni
tu
de
 (d
B)
-20
-10
0
10 with ideal decoupling
with nonideal decoupling
Gdec(s)=Glead(s)
Ph
as
e 
(d
eg
.)
-180
-90
0
90
102 103 104100 101
with ideal decoupling
with nonideal decoupling
Gdec(s)=Glead(s)
 
Fig. 3.21  Closed loop frequency response for the inner current loop with P regulator and 
with nonideal (𝑮𝑮𝒙𝒙𝝎𝝎𝑮𝑮(𝟓𝟓) = 𝑮𝑮𝑮𝑮𝝎𝝎𝑮𝑮𝒙𝒙(𝟓𝟓)) and ideal voltage decoupling 
However, for practical implementations, a low‐pass filter 𝐺𝐺𝐿𝐿𝑃𝑃𝑆𝑆(𝐺𝐺) cascaded with 
𝐺𝐺𝑙𝑙𝑏𝑏𝑚𝑚𝑑𝑑(𝐺𝐺) is used in order to avoid the amplification of high frequency components and 
noise affecting the measured voltage signal. Thus, the signal is advanced only in a 
specific frequency range. In the following analysis this implementation is referred to 
as nonideal voltage decoupling with lead‐lag compensator. 𝐺𝐺𝐿𝐿𝑃𝑃𝑆𝑆(𝐺𝐺) introduces an 
additional lag which 𝐺𝐺𝑙𝑙𝑏𝑏𝑚𝑚𝑑𝑑(𝐺𝐺) should compensate for. Accordingly, the frequency 
response of the system (see Fig. 3.22) degrades compared to the frequency response 
in Fig. 3.21. Nevertheless, this implementation provides better characteristics than the 
one that does not compensate for the delay (see Fig. 3.20). In fact, higher values at low 
frequency and lower load dependency than with nonideal voltage decoupling with unit 
transfer function can be observed. 
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Fig. 3.22  Closed loop frequency response for the inner current loop with P regulator and 
with nonideal (𝑮𝑮𝒙𝒙𝝎𝝎𝑮𝑮(𝟓𝟓) = 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓)𝑮𝑮𝑮𝑮𝝎𝝎𝑮𝑮𝒙𝒙(𝟓𝟓)) and ideal voltage decoupling – arrows indicate 
decreasing in load (from rated resistive load until no‐load) 
3.4.2 Nonideal PR Regulator 
3.4.2.1 Nonideal PR controller without voltage decoupling 
For each PR regulator analysed, the integrator gain 𝑘𝑘𝑖𝑖𝐼𝐼 was changed from 11 to 511 to 
see its effect on the closed loop frequency response. The variation range was chosen 
based on the values around the one that produces ideally zero‐pole cancelation (𝑘𝑘𝑖𝑖𝐼𝐼 =311). The effect of the load is neglected by considering a very high value of load 
impedance in the design (no load condition). For each case, the proportional gain was 
tuned for a 1 kHz bandwidth. 
The root locus of the system for 𝑘𝑘𝑖𝑖𝐼𝐼/𝑘𝑘𝑝𝑝𝐼𝐼 = 𝑅𝑅/𝑘𝑘𝑏𝑏 and without voltage decoupling 
is shown in Fig. 3.23(a) and Fig. 3.23(b). By comparison with the case of the P 
regulator (see Fig. 3.10) there are two more complex conjugate poles and zeros. Those 
are the dominant poles close to the origin as shown in Fig. 3.23(b). 
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(b) 
Fig. 3.23  (a) Root locus for the inner current loop with nonideal PR regulator without 
voltage decoupling: x – open loop poles; o – zeros; 𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) = (1 − 𝑇𝑇𝑑𝑑𝐺𝐺/2) (1 + 𝑇𝑇𝑑𝑑𝐺𝐺/2)⁄ ; 
(b) Zoom in the region close to the origin: closed loop poles for 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏; 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏𝟔𝟔/𝑮𝑮𝑳𝑳 
Fig. 3.24 shows the closed loop frequency response of nonideal PR controller 
without voltage decoupling. From this plot, it can be observed that: 
• The controller is unable to produce zero steady‐state error at the desired resonant 
frequency (50 Hz), mainly because of the phase that is not zero degree at that 
frequency; 
• The smaller the integrator gain (𝑘𝑘𝑖𝑖𝐼𝐼) the bigger will be the error at 50 Hz; 
• Changes in the resonant frequency (reference of the regulator), while the resonant 
gain 𝜔𝜔𝑜𝑜 is kept constant at the tuned resonant frequency, can have a significant 
impact in the steady‐state error, especially if the parameter 𝜔𝜔𝑐𝑐 is small. 
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Fig. 3.24  Closed loop frequency response for the inner current loop with nonideal PR 
regulator without voltage decoupling: 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏;  𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟏𝟏𝟏𝟏 − 𝟓𝟓𝟏𝟏𝟏𝟏 (arrows indicate 
increasing of 𝒌𝒌𝒌𝒌𝒌𝒌) 
3.4.2.2 Nonideal PR controller with ideal voltage decoupling 
By ideally decoupling the capacitor voltage, as previously described, results in the root 
locus of Fig. 3.25. For this case it was considered that 𝑘𝑘𝑖𝑖𝐼𝐼/𝑘𝑘𝑝𝑝𝐼𝐼 = 𝑅𝑅/𝑘𝑘𝑏𝑏. 
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(b) 
Fig. 3.25  (a) Root locus for the inner current loop with nonideal PR regulator with ideal 
voltage decoupling: x – open loop poles; o – zeros; 𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝐺𝐺) = (1 − 𝑇𝑇𝑑𝑑𝐺𝐺/2) (1 + 𝑇𝑇𝑑𝑑𝐺𝐺/2)⁄ ; 
(b) Zoom in the region close to origin; ■ closed loop poles for 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏;  𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏𝟔𝟔/𝑮𝑮𝑳𝑳 
As expected from the previous discussion on the P regulator, it is possible to 
achieve closed loop dynamics with bigger damping than for the case without voltage 
decoupling (for 1 kHz bandwidth). 
By using the above design, the closed loop frequency response as a function of 𝑘𝑘𝑖𝑖𝐼𝐼 
is shown in Fig. 3.26. From this plot, it can be observed that: 
• The controller is almost able to produce zero steady‐state error at the desired 
resonant frequency (50 Hz); 
• The smaller the integrator gain (𝑘𝑘𝑖𝑖𝐼𝐼) the bigger will be the error at 50 Hz. 
However, the error is very small and is fundamentally in the phase, much smaller 
than the case without voltage decoupling; 
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• The system frequency response has low sensitivity to frequency variations 
around the resonant frequency. However, the smaller the integrator gain (𝑘𝑘𝑖𝑖𝐼𝐼) the 
bigger will be the sensitivity around 50 Hz; 
• The corrective effect of the nonideal PR regulator around the resonant frequency 
is just 2%;  
• Changes in the fundamental frequency have little impact on the steady‐state 
error. 
In general, it can be said that the effect of voltage cross‐coupling decoupling is 
more important than the use of a PR regulator. 
 
Fig. 3.26  Closed loop frequency response for the inner current loop with nonideal PR 
regulator with ideal voltage decoupling: 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏;  𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟏𝟏𝟏𝟏 − 𝟓𝟓𝟏𝟏𝟏𝟏 (arrows indicate 
increasing of 𝒌𝒌𝒌𝒌𝒌𝒌) 
3.4.2.3 Nonideal PR controller with nonideal voltage decoupling 
When nonideal voltage decoupling is performed (𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) = 1) the resulting root locus 
becomes as shown in Fig. 3.27. For this case (as it was previously explained for the P 
regulator), the system is different and the analysis must be done again. With nonideal 
voltage decoupling and using the same gain as for the case of a P regulator (𝑘𝑘𝑝𝑝𝐼𝐼 =5.61) it is still possible to achieve a closed loop system with good damping (ƺ = 0.562 
@ 1 kHz). 
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(b) 
Fig. 3.27  (a) Root locus for the inner current loop with nonideal PR regulator with 
nonideal voltage decoupling – 𝑮𝑮𝒙𝒙𝝎𝝎𝑮𝑮(𝟓𝟓) = 𝟏𝟏: x – open loop poles; o – zeros; 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) =(𝟏𝟏 − 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑) (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑)⁄ ; (b) Zoom in the region close to origin; ■ closed loop poles for 
𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏;  𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏𝟔𝟔/𝑮𝑮𝑳𝑳 
3.4.3 Ideal PR Regulator 
3.4.3.1 Ideal PR controller without voltage decoupling 
When the ideal PR is used, the root locus of the system without voltage decoupling for 
𝑘𝑘𝑖𝑖𝐼𝐼/𝑘𝑘𝑝𝑝𝐼𝐼 = 𝑅𝑅/𝑘𝑘𝑏𝑏 is shown in Fig. 3.28. By comparison with the case of the P regulator 
(see Fig. 3.10) there are two more complex conjugate poles and zeros. Those are the 
dominant poles close to the origin as shown in Fig. 3.28(b). By comparison with the 
nonideal PR [see Fig. 3.23(b)] the open loop poles for this case are on the imaginary 
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axis with approximately the same imaginary part of the zeros. As a result, by closing 
the loop fundamentally the imaginary part does not change.  There is almost no 
damping and 100% of overshoot. Being the dominant poles very close to the imaginary 
axis, high settling time is expected. 
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(b) 
Fig. 3.28  (a) Root locus of the inner current loop with ideal PR regulator without 
voltage decoupling: x – open loop poles; o – zeros; ■ closed loop poles for 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏;  𝒌𝒌𝒌𝒌𝒌𝒌 =
𝟓𝟓.𝟔𝟔𝟏𝟏𝟔𝟔/𝑮𝑮𝑳𝑳; 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) = (𝟏𝟏 − 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑) (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑)⁄ ; (b) zoom in the region close to origin 
Fig. 3.29 shows the closed loop frequency response for the system with the ideal 
PR controller without voltage decoupling for the same bandwidth and variation of 𝑘𝑘𝑖𝑖𝐼𝐼. 
From this plot, it can be observed that: 
• The controller is able to produce zero steady‐state error at the desired resonant 
frequency (50 Hz); 
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• The system frequency response is very sensitive to frequency variations 
(reference of the regulator), around the fundamental frequency. Small changes in 
frequency (reference of the regulator), while the resonant gain 𝜔𝜔𝑜𝑜 is kept constant 
at the tuned resonant frequency, can result in very high steady‐state error; 
• The smaller the integrator gain (𝑘𝑘𝑖𝑖𝐼𝐼) the bigger the sensitivity to frequency 
variations around the resonant frequency (50 Hz) will be. 
 
Fig. 3.29  Closed loop frequency response for the inner current loop with ideal PR 
regulator without voltage decoupling: 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏;  𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟏𝟏𝟏𝟏 − 𝟓𝟓𝟏𝟏𝟏𝟏 (arrows indicate 
increasing of 𝒌𝒌𝒌𝒌𝒌𝒌) 
3.4.3.2 Ideal PR controller with ideal voltage decoupling 
By ideally decoupling the capacitor voltage the root locus in Fig. 3.30 can be observed. 
For this case it was considered that 𝑘𝑘𝑖𝑖𝐼𝐼/𝑘𝑘𝑝𝑝𝐼𝐼 = 𝑅𝑅/𝑘𝑘𝑏𝑏. Differently from the nonideal PR 
the closed loop poles dynamics at the resonant frequency have poor damping, although 
they are almost cancelled by the zeros. However, if the regulator bandwidth is smaller 
the zeros and poles are more separated which can result in spikes close to that 
frequency. Comparing these results with those obtained without voltage decoupling, 
the settling time is expected to decrease being the dominant closed loop poles further 
from the imaginary axis. 
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(b) 
Fig. 3.30  (a) Root locus of the inner current loop with ideal PR regulator with ideal 
voltage decoupling: x – open loop poles; o – zeros; ■ closed loop poles for 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏;  𝒌𝒌𝒌𝒌𝒌𝒌 =
𝟓𝟓.𝟔𝟔𝟏𝟏𝟔𝟔/𝑮𝑮; 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) = (𝟏𝟏 − 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑) (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑)⁄ ; (b) zoom in the region close to origin 
Fig. 3.31 shows the closed loop frequency response for the inner current loop using 
ideal PR regulator with ideal voltage decoupling. It can be observed that: 
• The controller is able to produce zero steady‐state error at the desired resonant 
frequency (50 Hz); 
• The system frequency response has low sensitivity to frequency variations 
around the resonant frequency. However, the smaller the integrator gain (𝑘𝑘𝑖𝑖𝐼𝐼) the 
bigger will be the sensitivity around 50 Hz. Furthermore, this sensitivity is bigger 
than in the case of nonideal PR controller; 
• The corrective effect of the ideal PR controller around the resonant frequency is 
just 2%; 
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In synthesis it can be said that the effect of voltage cross‐coupling decoupling is 
more important than the use of the PR controller. 
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Fig. 3.31  Closed loop frequency response for the inner current loop with ideal PR 
regulator with ideal voltage decoupling: 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏;  𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟏𝟏𝟏𝟏 − 𝟓𝟓𝟏𝟏𝟏𝟏 (arrows indicate 
increasing of 𝒌𝒌𝒌𝒌𝒌𝒌) 
3.4.3.3 Ideal PR controller with nonideal voltage decoupling 
When nonideal voltage decoupling is performed the resulted root locus becomes as 
presented in Fig. 3.32. It must be noted that it is still possible to achieve closed loop 
system dynamics with good damping (ƺ = 𝟏𝟏.𝟓𝟓𝟔𝟔𝟑𝟑 @ 1 kHz), as can be seen in Fig. 
3.32(a). However, the dominant closed loop poles show low damping and high 
overshoot [see Fig. 3.32(b)]. 
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Fig. 3.32  (a) Root locus of the inner current loop with ideal PR regulator with nonideal 
voltage decoupling  – 𝑮𝑮𝒙𝒙𝝎𝝎𝑮𝑮(𝟓𝟓) = 𝟏𝟏: x – open loop poles; o – zeros; ■ closed loop poles for 
𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏;  𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏𝟔𝟔/𝑮𝑮𝑳𝑳; 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) = (𝟏𝟏 − 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑) (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑)⁄ ; (b) zoom in the 
region close to origin 
3.4.4 VPR Regulator 
3.4.5 VPR controller without voltage decoupling 
When the complex vector PR is used, the root locus of the system without voltage 
decoupling for 𝑘𝑘𝑖𝑖𝐼𝐼/𝑘𝑘𝑝𝑝𝐼𝐼 = 𝑅𝑅/𝑘𝑘𝑏𝑏 is shown in Fig. 3.33. The root locus close to the origin 
[see Fig. 3.33(b)] shows that the system with this regulator is unstable for any value 
of 𝑘𝑘𝑝𝑝𝐼𝐼 or 𝑘𝑘𝑖𝑖𝐼𝐼. 
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Fig. 3.33  (a) Root locus of the inner current loop with complex vector PR regulator 
without voltage decoupling: x – open loop poles; o – zeros; 𝒌𝒌𝒌𝒌𝒌𝒌/𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟔𝟔/𝑮𝑮𝑳𝑳; 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) =(𝟏𝟏 − 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑) (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑)⁄ ; (b) zoom in the region close to origin 
Although the system is unstable, it is worth to look at its frequency response, as 
shown in Fig. 3.34, for the same gains and zero locations as the previous resonant 
regulators. It can be observed that: 
• If the system were stable, the controller would be able to produce zero steady–
state error at the desired resonant frequency (50 Hz); 
• The system response has low sensitivity to frequency variations around the 
resonant frequency. This feature is well suited for systems whose frequency 
changes; 
• Changes in the integrator gain (𝑘𝑘𝑖𝑖𝐼𝐼) has almost no influence in the frequency 
response around the resonant frequency. At least in the range observed. This 
feature is basically due to closer zeros and poles design of this controller. 
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Fig. 3.34  Closed loop frequency response for the inner current loop with complex vector 
PR regulator without voltage decoupling: 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏;  𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟏𝟏𝟏𝟏 − 𝟑𝟑𝟏𝟏𝟏𝟏 (arrows indicate 
increasing of 𝒌𝒌𝒌𝒌𝒌𝒌) 
3.4.5.1 VPR controller with ideal voltage decoupling 
When the complex vector PR is used with ideal voltage decoupling, the root locus of 
the system for 𝑘𝑘𝑖𝑖𝐼𝐼/𝑘𝑘𝑝𝑝𝐼𝐼 = 𝑅𝑅/𝑘𝑘𝑏𝑏 is shown in Fig. 3.35. The root locus close to the origin 
[see Fig. 3.35(b)] shows that: 
• the design produces ideal zero‐pole cancelation; 
• the dominant pole is real resulting in a dynamic behaviour without 
overshoot. 
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(b) 
Fig. 3.35  (a) Root locus of the inner current loop with complex vector PR regulator 
with ideal voltage decoupling: x – open loop poles; o – zeros; 𝒌𝒌𝒌𝒌𝒌𝒌/𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟔𝟔/𝑮𝑮𝑳𝑳; 𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) =(𝟏𝟏 − 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑) (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑)⁄ ; (b) zoom in the region close to origin 
Fig. 3.36 shows the closed loop frequency response of Complex VPR controller 
with ideal voltage decoupling. It can be observed that: 
• The controller is able to produce zero steady state error at the desired resonant 
frequency (50 Hz); 
• The system frequency response has low sensitivity to frequency variations 
around the resonant. Indeed, this sensitivity is smaller than in the cases of ideal 
and non‐ideal PR controllers; 
• The system frequency response has low sensitivity to the integrator gain (𝑘𝑘𝑖𝑖𝐼𝐼) 
variation; 
It can be said that the effect of voltage cross‐coupling decoupling is more 
important than the use of a Complex Vector PR controller. 
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Fig. 3.36  Closed loop frequency response for the inner current loop with complex vector 
PR regulator with ideal voltage decoupling: 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟓𝟓.𝟔𝟔𝟏𝟏;  𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟏𝟏𝟏𝟏 − 𝟑𝟑𝟏𝟏𝟏𝟏 (arrows indicate 
increasing of 𝒌𝒌𝒌𝒌𝒌𝒌) 
3.4.5.2 VPR controller with nonideal voltage decoupling 
As nonideal voltage decoupling is considered for the complex vector PR regulator, the 
system performance degrades as shown in Fig. 3.37. The root locus close to the origin 
[see Fig. 3.37(b)] shows that the closed loop poles are complex conjugate with low 
overshoot. 
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Fig. 3.37  (a) Root locus of the inner current loop with complex vector PR regulator 
with nonideal voltage decoupling: x – open loop poles; o – zeros; 𝒌𝒌𝒌𝒌𝒌𝒌/𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟔𝟔/𝑮𝑮𝑳𝑳; 
𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓) = (𝟏𝟏 − 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑) (𝟏𝟏 + 𝑻𝑻𝒙𝒙𝟓𝟓/𝟑𝟑)⁄ ; (b) zoom in the region close to origin 
The main outcomes related to nonideal PR, ideal PR and Complex Vector PR 
controllers are summarized in Table 3.3, whether state feedback cross-coupling 
decoupling is performed. 
Table 3.3  Sensitivity of Proportional Resonant controllers to integral gain values and 
frequency deviations 
 w/o voltage decoupling with voltage decoupling 
Controller Sensitivity to 
∆𝑘𝑘𝑖𝑖𝐼𝐼 
Sensitivity to 
∆𝑓𝑓 
Sensitivity to 
∆𝑘𝑘𝑖𝑖𝐼𝐼 
Sensitivity 
to ∆𝑓𝑓 
NonIdeal PR HIGH MEDIUM MEDIUM MEDIUM 
Ideal PR HIGH HIGH MEDIUM HIGH 
VPR UNSTABLE UNSTABLE LOW LOW 
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3.5 Discretization Issues 
In real time applications, in general all the regulators are implemented in the discrete‐
time domain. Therefore, it is important to verify the effect of the discretization method 
adopted in the performance of each regulator. The most used implementation of PR 
regulators is the structure that uses two integrators. The implementation in the s‐
domain is shown in Fig. 3.38(a) for the ideal PR, and in Fig. 3.38(b) for the case of 
complex vector PR. Similar structures can be derived for the nonideal PR regulator. 
As can be seen in these graphs the resonant frequency gain (𝜔𝜔𝑜𝑜2) appears as an explicit 
gain outside the integrators structure. This is an interesting feature in applications 
where there is frequency adaptation and this gain changes. For example, Fig. 3.39(a) 
and Fig. 3.39(b) show the discrete‐time implementation of the ideal PR and complex 
vector PR, respectively. 
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Fig. 3.38  Implementation in the s‐domain of PR regulators with two integrator structure: 
(a) ideal PR; (b) complex vector PR 
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Fig. 3.39  Implementation in the z‐domain of PR regulators with two integrator structure: 
(a) ideal PR; (b) complex vector PR 
As can be seen the reason to use this implementation is that there is no need to 
perform on‐line calculations of the discrete‐time version of the regulator gains. 
Furthermore, the use of the backward Euler discretization method for the second 
integrator is needed to avoid algebraic loops. 
Several possibilities can be used for the method that discretizes the PR regulators, 
e.g. impulse invariant, Tustin with frequency prewarping, etc. The use of these 
methods implies the discretization of the resonant part of the regulator. For the case of 
the ideal PR, the transfer function for any harmonic of the fundamental resonant 
frequency is 
𝐺𝐺𝑖𝑖(𝐺𝐺) = 𝑌𝑌(𝐺𝐺)𝐸𝐸(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝐼𝐼 + 𝑘𝑘𝑖𝑖𝐼𝐼,ℎ𝑅𝑅1,ℎ(𝐺𝐺), (3.32) 
where 𝑅𝑅1,ℎ(𝐺𝐺) = 𝐺𝐺/(𝐺𝐺2 + ℎ2𝜔𝜔𝑜𝑜2). In this transfer function, ℎ is the number that 
represents each harmonic of the fundamental resonant frequency (𝜔𝜔𝑜𝑜). For the case of 
the complex vector PR, the transfer function is 
𝐺𝐺𝑖𝑖(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝐼𝐼,ℎ𝑅𝑅2,ℎ(𝐺𝐺) + 𝑘𝑘𝑖𝑖𝐼𝐼,ℎ𝑅𝑅1,ℎ(𝐺𝐺), (3.33) 
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where 𝑅𝑅2,ℎ(𝐺𝐺) = 𝐺𝐺2/(𝐺𝐺2 + ℎ2𝜔𝜔𝑜𝑜2). The discrete version of each term (𝑅𝑅1,ℎ(𝐺𝐺) and 
𝑅𝑅2,ℎ(𝐺𝐺)) using impulse invariant and Tustin with frequency prewarping are presented 
in Table 3.4. As can be seen the main drawback of using these implementations is the 
requirement of online computation of the regulators gains in case frequency adaptation 
is performed. 
Table 3.4. Z‐Domain transfer functions of 𝟔𝟔𝟏𝟏,𝒉𝒉(𝟓𝟓) and 𝟔𝟔𝟑𝟑,𝒉𝒉(𝟓𝟓) using the Impulse 
Invariant and Tustin with Prewarping methods  
Resonant 
Term Impulse Invariant Tustin with Frequency Prewarping 
𝟔𝟔𝟏𝟏,𝒉𝒉(𝟓𝟓)  𝑅𝑅1,ℎ(𝑧𝑧) = 𝑇𝑇𝑠𝑠 1 − 𝑧𝑧−1cos (ℎ𝜔𝜔𝑜𝑜𝑇𝑇𝑠𝑠)1 − 2𝑧𝑧−1 cos(ℎ𝜔𝜔𝑜𝑜𝑇𝑇𝑠𝑠𝑠𝑠) + 𝑧𝑧−2 
 
𝑅𝑅1,ℎ(𝑧𝑧) = sin (ℎ𝜔𝜔𝑜𝑜𝑇𝑇𝑠𝑠)2ℎ𝜔𝜔𝑜𝑜 1 − 𝑧𝑧−21 − 2𝑧𝑧−1 cos(ℎ𝜔𝜔𝑜𝑜𝑇𝑇𝑠𝑠) + 𝑧𝑧−2 
𝟔𝟔𝟑𝟑,𝒉𝒉(𝟓𝟓) 𝑅𝑅2,ℎ(𝑧𝑧) = −ℎ𝜔𝜔𝑜𝑜𝑇𝑇𝑠𝑠 𝑧𝑧−1sin (ℎ𝜔𝜔𝑜𝑜𝑇𝑇𝑠𝑠)1 − 2𝑧𝑧−1 cos(ℎ𝜔𝜔𝑜𝑜𝑇𝑇𝑠𝑠) + 𝑧𝑧−2 𝑅𝑅2,ℎ(𝑧𝑧) = cos2 �ℎ𝜔𝜔𝑜𝑜𝑇𝑇𝑠𝑠2 � 1 − 2𝑧𝑧−1 + 𝑧𝑧−21 − 2𝑧𝑧−1 cos(ℎ𝜔𝜔𝑜𝑜𝑇𝑇𝑠𝑠) + 𝑧𝑧−2 
To analyse the effect of the discretization methods on the closed loop frequency 
response, the closed loop frequency response in the s‐domain is compared to the closed 
loop frequency response in the z‐domain. For the z‐domain, the transfer functions of 
the regulators are discretized using the forward and backward Euler method, the 
impulse invariant, and Tustin with frequency prewarping. The derivation of the 
correspondent difference equations are reported in Appendix ‐ Section A. 
For each plot presented in the next paragraphs, it is shown the frequency region 
around the resonant frequency of interest. For each resonant controller the design is 
based on the zero‐pole cancelation approach and the proportional gain is tuned to give 
a 50 Hz bandwidth for each harmonic regulator. Fig. 3.40, Fig. 3.41, Fig. 3.42, and 
Fig. 3.43 show the comparison at fundamental frequency, and at the 5th, 7th, and 11th 
harmonics of the fundamental, respectively. For each plot the discretization methods 
used are impulse invariant and forward and backward Euler with the structure with 
two integrators. 
As can be seen in Fig. 3.40 at low and fundamental frequencies there is no 
difference between the continuous and discrete‐time frequency response, no matter the 
discretization method used. However, as the frequency increases as shown in Fig. 3.41, 
Fig. 3.42, and Fig. 3.43 the discrete‐time frequency response using the structure with 
two integrators does not represents adequately the continuous‐time behaviour. There 
is a shift in the frequency response around the resonant frequency and the regulator 
does not produce anymore the desired feature of zero steady‐state error (0 dB, 0o) at 
the designed resonant frequency. Furthermore, the bigger the resonant frequency the 
bigger will be the shift in the frequency response. 
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As a conclusion, the discretization method plays an important role in the 
performance of the resonant regulators. However, if a wrong discretization 
method is used, the PR regulator does not produce the desired effect. 
As a final remark, although it is not shown in the figures, the discretization using 
Tustin with frequency prewarping produces similar results as the impulse invariant 
method. 
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(b) 
Fig. 3.40  Comparison of the continuous and discrete‐time closed loop frequency response 
of the inner current loop with ideal PR regulator and with voltage decoupling at fundamental 
frequency: (a) structure with two integrators ‐ Forward and backward Euler method; (b) 
impulse invariant method 
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(b) 
Fig. 3.41  Comparison of the continuous and discrete‐time closed loop frequency response 
of the inner current loop with ideal PR regulator and with voltage decoupling at 5th harmonic 
of the fundamental frequency: (a) structure with two integrators ‐ Forward and backward Euler 
method; (b) impulse invariant method 
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(b) 
Fig. 3.42  Comparison of the continuous and discrete‐time closed loop frequency response 
of the inner current loop with ideal PR regulator and with voltage decoupling at 7th harmonic 
of the fundamental frequency: (a) structure with two integrators ‐ Forward and backward Euler 
method; (b) impulse invariant method 
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(b) 
Fig. 3.43  Comparison of the continuous and discrete‐time closed loop frequency response 
of the inner current loop with ideal PR regulator and with voltage decoupling at 11th harmonic 
of the fundamental frequency: (a) structure with two integrators ‐ Forward and backward Euler 
method; (b) impulse invariant method 
3.6 Voltage Regulator Design 
A PR structure is chosen as regulator for the voltage loop [169]. The addition of 
resonant filters provides a good steady‐state tracking of the fundamental component 
and mitigates the main harmonics associated to nonlinear loads. The gains of the 
system are selected to provide also a good dynamic response when the system is tested 
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according to the requirements imposed by the normative for UPS systems. The voltage 
regulator is based on PR controllers with a lead compensator structure as 
𝐺𝐺𝑖𝑖 = 𝑘𝑘𝑝𝑝𝑝𝑝 + � 𝑘𝑘𝑖𝑖𝑝𝑝,ℎ
ℎ=1,5,7
𝐺𝐺 cos(𝜑𝜑ℎ) − ℎ𝜔𝜔1sin (𝜑𝜑ℎ)
𝐺𝐺2 + (ℎ𝜔𝜔1)2 , (3.34) 
where ℎ refers to the harmonic order to be compensated. The proportional gain 
𝑘𝑘𝑝𝑝𝑝𝑝 determines the bandwidth of the voltage regulator, and is designed for around 150 
Hz. The phase‐leading angles at each harmonic frequency 𝜑𝜑ℎ are set such that the 
trajectories of the open loop system on the Nyquist diagram, with the PR regulators at 
the fundamental frequency, 5th and 7th harmonics, guarantee a sensitivity peak 1/𝜂𝜂 
lower than a threshold value [170]. In this work this threshold has been set to 𝜂𝜂 = 0.5 
at no‐load condition. After calculating the phase‐leading angles, the resonant gain at 
the fundamental frequency 𝑘𝑘𝑖𝑖𝑝𝑝,1 is selected in order to achieve a fast response to 
changes in the fundamental component. Equation (3.35) can be rewritten just for the 
resonant controller at fundamental frequency, leading to the second‐order system 
𝐺𝐺𝑖𝑖(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝑝𝑝 𝐺𝐺2 + 𝑘𝑘𝑖𝑖𝑝𝑝,1𝑘𝑘𝑝𝑝𝑝𝑝 cos(𝜑𝜑1)𝐺𝐺 + �𝜔𝜔12 − 𝑘𝑘𝑖𝑖𝑝𝑝,1𝑘𝑘𝑝𝑝𝑝𝑝 ω1sin (𝜑𝜑1)�𝐺𝐺2 + 𝜔𝜔12 . (3.35) 
According to Evans root locus theory, the open loop poles move towards the open 
loop zeros when the loop is closed. For this reason, the pair of zeros of the PR 
controller is moved as far as possible from the right half plane. This corresponds to 
place them on the same location, such that the pair of poles of 𝐺𝐺𝑖𝑖(𝐺𝐺) is coincident. As 
a consequence 𝑘𝑘𝑖𝑖𝑝𝑝,1 can be designed according to 
𝑘𝑘𝑖𝑖𝑝𝑝,1 ≥ 𝐾𝐾 2𝑘𝑘𝑝𝑝𝑝𝑝ƺ𝑐𝑐𝑟𝑟𝑖𝑖𝑡𝑡𝜔𝜔1cos(𝜑𝜑1) , (3.36) 
where the lower bound of the inequality refers to 𝐾𝐾 = 1, with the damping factor 
ƺ𝑐𝑐𝑟𝑟𝑖𝑖𝑡𝑡 = 1, and small phase‐leading angles at the fundamental frequency. For the phase‐
leading angle at the fundamental frequency 𝜑𝜑1 = 3.3°, the gain is 𝑘𝑘𝑖𝑖𝑝𝑝,1 = 31.47. The 
upper bound is set by 𝑘𝑘𝑖𝑖𝑝𝑝,1 values which do not significantly degrade the relative 
stability of the closed loop system [32]. 
The harmonic resonant gains are selected to have reduced transient oscillations 
[61], as well as to fulfil the requirements set by the UPS standards (see Table 3.5). 
Table 3.5  Voltage Regulator Control Parameters 
Parameter Value 
Proportional gain 𝑘𝑘𝑝𝑝𝑝𝑝 = 0.05  
                              @50Hz 𝑘𝑘𝑖𝑖𝑝𝑝,1 = 31.47 𝜑𝜑1 = 3.3° 
Integral gains and lead 
angles 
@250Hz 𝑘𝑘𝑖𝑖𝑝𝑝,5 = 15 𝜑𝜑5 = 37° 
@350Hz 𝑘𝑘𝑖𝑖𝑝𝑝,7 = 15 𝜑𝜑7 = 44° 
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In Fig. 3.44 the Nyquist diagram of the system in Fig. 3.1 with the parameters of 
Table 3.1 is shown. The inverse of the sensitivity peak, i.e. 𝜂𝜂, is higher than 0.5 at no‐
load condition and 0.4 at rated load (𝑍𝑍 = 68 Ω), respectively, with all the harmonic 
compensators activated. 
 
Fig. 3.44  Nyquist diagram of the system at no‐load and rated load (𝐙𝐙 = 𝟔𝟔𝟖𝟖 Ω) conditions 
3.7 Experimental Results 
3.7.1 Experimental Setup 
To verify the theoretical analysis developed in previous sections, a laboratory test bed 
has been set up based on a 2.2 kVA Danfoss VLT® AutomationDrive power converter 
with IGBTs, driven by dSpace DS1006 platform. An Analog‐to‐Digital (A/D) DS2004 
board is used to digitalize the analog signals sensed via LEM current and voltage 
transducers. A 16‐bit high resolution Digital‐to‐Analog (D/A) conversion board 
DS2102 is used to monitor the signals with an oscilloscope. A photo of the 
experimental setup is shown in Fig. 3.45. 
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Fig. 3.45  Photo of the experimental setup 
The measurement board comprises a ±15 V Tracopower TMS 10215 switched‐
mode power supply (see Fig. 3.46). The voltage transducer LV 25‐P (𝐼𝐼𝑃𝑃𝑝𝑝 = 10 𝑚𝑚𝐴𝐴 
and 𝑉𝑉𝑃𝑃𝑝𝑝 = 10 ÷ 500 𝑉𝑉) is a wide bandwidth closed‐loop LEM sensor. The magnetic 
field generated by a current passing through the transducer is sensed. Voltage is 
measured starting from a current proportional to the measured voltage, which is set by 
an external resistor. The current transducer LA 55‐P is a closed‐loop LEM sensor 
(𝐼𝐼𝑃𝑃𝑝𝑝 = 50 𝐴𝐴) with a 200 kHz bandwidth. 
ResistorSwitched-mode 
power supply
Voltage 
TransducerBoard sypply
Current 
Transducer
 
Fig. 3.46  Measurement board 
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(a) 
 
(b) 
Fig. 3.47  DC source power supply: (a) single module; (b) stack of four modules 
The DS1006 Processor Board is used for real‐time implementation of software 
algorithms for power converter control. It is based on a quad‐core processor with 2.8 
GHz clock frequency. A 32‐bit I/O bus for modular I/O configuration is used for 
connection to I/O boards. An RS232 interface with standard UART is used for serial 
interface allowing transfer rates of up to 115.2 kbaud. 
The input rectifier section of the Danfoss power module along with the DC link 
capacitance has been replaced by an 80 kW bidirectional DC power supply. It consists 
of four modules 20 kW each based on Regatron technology (TopCon TC.GSS), as can 
be seen in Fig. 3.47. 
The linear resistive load allows the setting of different resistance values (see Fig. 
3.48). In particular, the switches on the front‐end allow the selection of 57 Ω, 115 Ω, 
230 Ω or 450 Ω. A proper combination of these values permits the desired value of 
resistive load per each phase to be achieved. 
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Fig. 3.48  Resistive load 
The schematic of the nonlinear load used to perform the laboratory test is shown 
in Fig. 3.49. It consists of a three‐phase diode bridge rectifier with LC output filter. 
The main parameters of the diode bridge rectifier FUO 22‐16N are highlighted in 
Table 3.6. It consists of six diodes with DCB base plate. The forward current 𝐼𝐼𝑆𝑆 and 
the maximum not repetitive forward current 𝐼𝐼𝑆𝑆𝑆𝑆𝑝𝑝, i.e. the surge overload current, are 
provided in graphical form, as can be seen in Fig. 3.50. 
 
Fig. 3.49  Schematic of the nonlinear load (diode‐bridge rectifier with capacitive output) 
235 µF
84 mH
R
S
T
33 kΩ
DC +
DC -FUO 22-16N
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(a) 
 
(b) 
Fig. 3.50  Characteristic curves of FUO 22‐16N: (a) forward voltage ‐ forward current for 
two different junction temperatures; (b) Not repetitive forward current 
Table 3.6  FUO 22‐16N specification from Datasheet 
Symbol Definition Value 
𝑽𝑽𝟔𝟔𝟔𝟔𝑮𝑮 [𝑽𝑽] @ 𝑻𝑻𝑽𝑽𝑽𝑽 =
𝟑𝟑𝟓𝟓 °𝑪𝑪 Max. repetitive reverse blocking voltage 1600 V 
𝑽𝑽𝑮𝑮 [𝑽𝑽] @ 𝑻𝑻𝑽𝑽𝑽𝑽 = 𝟑𝟑𝟓𝟓 °𝑪𝑪 Forward voltage drop 1.20 V 
𝑽𝑽𝑻𝑻𝑯𝑯 [𝑽𝑽] @ 𝑻𝑻𝑽𝑽𝑽𝑽 =
𝟏𝟏𝟒𝟒𝟓𝟓 °𝑪𝑪 Threshold voltage 0.81 V 
𝟔𝟔𝑻𝑻𝑯𝑯 [𝑽𝑽] @ 𝑻𝑻𝑽𝑽𝑽𝑽 =
𝟏𝟏𝟒𝟒𝟓𝟓 °𝑪𝑪 Slope resistance 31 mΩ 
 
With reference to the output inverter-side LC filter, the three‐phase capacitors 
belong to E62‐3ph family provided by Electronicon manufacturer. They are designed 
for demanding conditions, like the ones required in UPS applications. They are film 
capacitors connected internally in a delta configuration with low series resistances. 
The main parameters are summarized in Table 3.7. 
Table 3.7  E62‐3ph capacitors from Datasheet 
Symbol Definition Value 
𝑪𝑪𝒏𝒏 [µ𝑮𝑮] Rated capacitance 3 x 9 ±5% 
𝟔𝟔𝒌𝒌𝟓𝟓 [𝒎𝒎Ω] Internal series resistance 3 x 1.8 
𝑮𝑮𝝎𝝎 [𝒏𝒏𝑯𝑯] Self‐inductance 100 
𝒕𝒕𝑮𝑮𝒏𝒏𝜹𝜹𝟏𝟏 Dielectric dissipation factor 2·10‐4 
𝑽𝑽𝒏𝒏 [𝑽𝑽] Rated voltage (peak value) 750 V AC 
𝑽𝑽𝒇𝒇𝒎𝒎𝟓𝟓 [𝑽𝑽] Rms voltage 530 V 
𝑽𝑽𝟓𝟓 Non recurrent surge voltage 1610 V 
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To evaluate the ESR of the capacitance 𝑅𝑅𝐸𝐸𝑆𝑆𝐸𝐸 the following formula is applied 
𝑅𝑅𝐸𝐸𝑆𝑆𝐸𝐸 = 𝑅𝑅𝑠𝑠 + 𝑅𝑅𝑅𝑅𝑠𝑠𝛿𝛿02𝜋𝜋𝑓𝑓𝐶𝐶𝑖𝑖 
At 𝑓𝑓 = 50 𝑚𝑚𝑧𝑧, it results 𝑅𝑅𝐸𝐸𝑆𝑆𝐸𝐸 ≅ 𝑅𝑅𝑠𝑠. 
The oscilloscope used to record the data belongs to MSO2000B series of 
Tektronix. Among the main features, it is characterized by a 200 MHz bandwidth, 4 
analog and 16 digital channels, 1 GS/s maximum sample rate, a time‐base range from 
4 ns/div to 100 s/div, and FFT analysis for simplified waveform analysis. 
3.7.2 Current Loop Only 
3.7.2.1 PR regulators 
By means of the test bed, four aspects are investigated: 1) discretization issues; 2) 
sensitivity to frequency variation in the reference of the regulator; 3) effect of voltage 
decoupling; 4) effect of the integrator gain value. 
Regarding the discretization issues, the following methods are analysed: 1) 
structure with two integrators using forward and backward Euler discretization 
methods; 2) impulse invariant; 3) Tustin with frequency prewarping. As expected from 
the simulation results all methods perform well, producing zero steady‐state error, at 
low frequency levels. For high frequency levels the performance begins to degrade for 
the structure with two integrators, as can be seen in Fig. 3.51, where a reference 
sinusoidal current at 250 Hz (5th harmonic of the fundamental current) is imposed to 
the regulator. The results are shown for the case without voltage decoupling [see Fig. 
3.51(a)] and with voltage decoupling [see Fig. 3.51(b)]. The data have been plotted in 
Matlab after have been recorded in dSpace ControlDesk scopes. It can be observed 
that: 
• The regulator does not produce zero steady‐state error, whether or not voltage 
decoupling is performed; 
• the error is bigger when the capacitor voltage is not decoupled [see Fig. 
3.51(a)]. 
If the implementation is based on the discretization of the regulator transfer 
function as shown in Table 3.4, the regulator performance is not affected by the 
discretization method (impulse invariant or Tustin with frequency prewarping). It must 
be noted that the frequency range for which this conclusion is valid is up to 1/10 of the 
switching frequency. Above this value, any regulator will have degraded performance. 
As an example, Fig. 3.52 shows the steady‐state currents and error when the regulator 
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is implemented using impulse invariant as discretization method at the same conditions 
of Fig. 3.51. It is clear that the regulator produces zero steady‐state error whether or 
not voltage decoupling is performed. This is the expected result from the theoretical 
analysis. Furthermore, although it is not shown, the same conclusions can be drawn 
for the cases of nonideal and complex vector PR regulators. 
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Fig. 3.51  Steady‐state currents and error for ideal PR when implemented with  two 
integrators using forward and backward Euler as discretization method ‐ 5th harmonic 
reference tracking: (a) without  voltage decoupling;  (b) with voltage decoupling 
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Fig. 3.52  Steady‐state currents and error for ideal PR when implemented with  impulse 
invariant as discretization method ‐ 5th harmonic reference tracking: (a) without  voltage 
decoupling;  (b) with voltage decoupling 
The bigger the reference frequency, the bigger will be the effect of the 
discretization method on the performance of the regulator. Fig. 3.53 shows the 
experimental results when a reference sinusoidal current at 550 Hz (11th harmonic of 
fundamental current) is imposed to the regulator. Again, the results are shown for the 
case without voltage decoupling [Fig. 3.53(a)] and with voltage decoupling [Fig. 
3.53(b)]. It can be observed that: 
• the regulator does not produce zero steady‐state error, whether or not voltage 
decoupling is performed. Actually, by the size of the error the regulator is not 
110
111 
 
working anymore. As expected, the error is much higher than for the 5th 
harmonic tracking shown in Fig. 3.51; 
• the effect of voltage decoupling is negligible. The phase error at that frequency 
is not corrected by the resonant regulator [see Fig. 3.43(a)]. 
 
The result of tracking an 11th harmonic sinusoidal reference with the regulator 
discretized using impulse invariant as discretization method is shown in Fig. 3.54. It 
shows that even at high frequencies this discretization method does not degrade the 
performance of the regulator. 
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Fig. 3.53  Steady‐state currents and error for ideal PR when implemented with two 
integrators using forward and backward Euler as discretization method ‐ 11th harmonic 
reference tracking: (a) without voltage decoupling; (b) with voltage decoupling 
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Fig. 3.54  Steady‐state currents and error for ideal PR when implemented with impulse 
invariant as discretization method ‐ 11th harmonic reference tracking: (a) without voltage 
decoupling; (b) with voltage decoupling 
The sensitivity to frequency variations is analysed by changing the reference 
frequency while the resonant gain is kept constant at the previous defined resonant 
frequency. To avoid any influence of the discretization in this analysis, the regulators 
are discretized using impulse invariant method. For example, in the results shown in 
Fig. 3.55 and Fig. 3.56 the regulator reference frequency is made equal to 49 Hz while 
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the resonant gain is kept equal to 𝜔𝜔𝑜𝑜 = 2𝜋𝜋50 𝑅𝑅𝑅𝑅𝑇𝑇/𝐺𝐺. It is clear that the effect of 
voltage decoupling has a significant impact on the performance of the closed loop 
system, reducing significantly the error. Comparing both figures it can be concluded 
that the zero steady‐state error with voltage decoupling depends on the value of 𝑘𝑘𝑖𝑖𝐼𝐼. 
This means that the sensitivity to frequency variations is a function of the integrator 
gain: for values around the one that produces zero/pole cancelation (𝑘𝑘𝑖𝑖𝐼𝐼 = 311) the 
sensitivity is small (see Fig. 3.55). 
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Fig. 3.55  Steady‐state currents and error for nonideal PR: (a) without voltage decoupling; 
(b) with voltage decoupling ‐ 𝑳𝑳𝒇𝒇𝝎𝝎𝑳𝑳 = 𝟐𝟐𝟒𝟒 𝑯𝑯𝑯𝑯 , 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟑𝟑𝟏𝟏𝟏𝟏 
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Fig. 3.56  Steady‐state currents and error for nonideal PR: (a) without voltage decoupling; 
(b) with voltage decoupling ‐ 𝑳𝑳𝒇𝒇𝝎𝝎𝑳𝑳 = 𝟐𝟐𝟒𝟒 𝑯𝑯𝑯𝑯 , 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟏𝟏𝟏𝟏 
The same frequency sensitivity analysis is made for the ideal PR regulator. Again, 
the discretization method is impulse invariant. Fig. 3.57 and Fig. 3.58 show the results 
for the cases with 𝑘𝑘𝑖𝑖𝐼𝐼 = 311 and 𝑘𝑘𝑖𝑖𝐼𝐼 = 11, respectively. By comparing Fig. 3.57 with 
Fig. 3.55, and Fig. 3.56 with Fig. 3.58 it can be concluded that the ideal PR regulator 
is more sensitive to frequency variations than the nonideal PR. Furthermore, the 
smaller is the integrator gain, the bigger is the sensitivity. As a result, a bigger steady‐
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state error occurs at low integrator gains. This is already predicted by the simulation 
frequency response analysis. 
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Fig. 3.57  Steady‐state currents and error for ideal PR: (a) without voltage decoupling; (b) 
with voltage decoupling ‐ 𝑳𝑳𝒇𝒇𝝎𝝎𝑳𝑳 = 𝟐𝟐𝟒𝟒 𝑯𝑯𝑯𝑯 , 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟑𝟑𝟏𝟏𝟏𝟏 
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Fig. 3.58  Steady‐state currents and error for ideal PR: (a) without voltage decoupling; (b) 
with voltage decoupling ‐ 𝑳𝑳𝒇𝒇𝝎𝝎𝑳𝑳 = 𝟐𝟐𝟒𝟒 𝑯𝑯𝑯𝑯 , 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟏𝟏𝟏𝟏 
For bigger frequency variations, the error increases, as can be seen in Fig. 3.59 
(compared to Fig. 3.57). In this figure the reference frequency is changed to 47.5 Hz 
while the resonant gain is kept equal to 𝜔𝜔𝑜𝑜 = 2𝜋𝜋50 𝑅𝑅𝑅𝑅𝑇𝑇/𝐺𝐺. 
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Fig. 3.59  Steady‐state currents and error for ideal PR: (a) without voltage decoupling; (b) 
with voltage decoupling ‐ 𝑳𝑳𝒇𝒇𝝎𝝎𝑳𝑳 = 𝟐𝟐𝟒𝟒.𝟓𝟓 𝑯𝑯𝑯𝑯 , 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟑𝟑𝟏𝟏𝟏𝟏 
The same frequency sensitivity analysis is made for the complex vector PR 
regulator. Again, the discretization method used is impulse invariant to avoid its 
influence on the analysis.  
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Fig. 3.60  Steady‐state currents and error for complex vector PR: with voltage decoupling ‐ 𝑳𝑳𝒇𝒇𝝎𝝎𝑳𝑳 = 𝟐𝟐𝟒𝟒 𝑯𝑯𝑯𝑯, 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟑𝟑𝟏𝟏𝟏𝟏 
Time (s)
0 0.04 0.06 0.08 0.1
-4
-3
-2
-1
0
1
2
3
4
Cu
rr
en
t (
A)
0.02
error
* ia
ia 
 
Fig. 3.61  Steady‐state currents and error for complex vector PR: with voltage decoupling ‐ 𝑳𝑳𝒇𝒇𝝎𝝎𝑳𝑳 = 𝟐𝟐𝟒𝟒 𝑯𝑯𝑯𝑯, 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟏𝟏𝟏𝟏 
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Fig. 3.62  Steady‐state currents and error for complex vector PR: with voltage decoupling ‐ 𝑳𝑳𝒇𝒇𝝎𝝎𝑳𝑳 = 𝟐𝟐𝟒𝟒.𝟓𝟓 𝑯𝑯𝑯𝑯, 𝒌𝒌𝒌𝒌𝒌𝒌 = 𝟑𝟑𝟏𝟏𝟏𝟏 
Fig. 3.60 and Fig. 3.61 show the experimental results for the cases with 𝑘𝑘𝑖𝑖𝐼𝐼 =311 and 𝑘𝑘𝑖𝑖𝐼𝐼 = 11, respectively. As expected from frequency response analysis, this 
controller produces zero steady‐state error even for small values of 𝑘𝑘𝑖𝑖𝐼𝐼, and frequency 
variations. It is the one that has the lowest sensitivity to frequency and integrator gain 
variations. This can be clearly observed in Fig. 3.62 where the reference frequency is 
equal to 47.5 Hz. 
3.7.2.2 Proportional controller 
Regarding the dynamic of the current loop only, a step response of the inductor current 
is performed using the test bed. The current regulator control parameters are reported 
in Table 3.8. 
Table 3.8  Current regulator control parameters 
Parameter Value 
Proportional gain w/o decoupling 𝑘𝑘𝑝𝑝𝐼𝐼 = 5.61 
Proportional gain with decoupling 𝑘𝑘𝑝𝑝𝐼𝐼 = 6.42 
In order to achieve approximately zero steady‐state error with different control 
structures and voltage decoupling, the reference is multiplied by a constant, which is 
equivalent to multiply by a gain the closed loop transfer function of the inductor 
current. It should be noted that the dynamics of the system with the current loop only, 
i.e. voltage loop disabled and current reference generated manually, is not affected by 
this gain. 
If voltage decoupling is not performed, due to the low gain at low frequencies, a 
high reference current must be provided to achieve the rated value (see the frequency 
response analysis in Fig. 3.11). However, it is not possible to achieve the rated current 
since the converter protection activates, due to the high initial current. Thus, in order to 
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obtain step response captures without voltage decoupling a lower reference current has 
to be provided.  
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ia 
50 A/div
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ierr 50 A/div
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Fig. 3.63  Step response of the reference current without voltage decoupling: (a) (1) 
reference; (2) real; (3) inductor current error ‐ (α‐axis), timescale 10 ms/div; (b) (1) reference; 
(2) real; (3) inductor current error ‐ (α‐axis), timescale 4 ms/div 
In Fig. 3.63 it can be seen the current during the transient is higher than the steady‐
state value because of low damping, as expected from the theoretical analysis. It should 
be noted the different scales for the reference (50 A/div) and real inductor current in 
α‐axis (5 A/div). This test proves that the current loop is not working properly, since 
the reference is not tracked. 
With reference to voltage decoupling with 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) = 1 the response is much more 
damped and the steady‐state error is almost zero, even if just a P controller is used (see 
Fig. 3.64). 
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Fig. 3.64  Step response of the reference current with voltage decoupling and 𝑮𝑮𝒙𝒙𝝎𝝎𝑮𝑮(𝟓𝟓) =
𝟏𝟏: (1) reference; (2) real; (3) inductor current error ‐ (α‐axis), timescale 10 ms/div; (b) (1) 
reference; (2) real; (3) inductor current error ‐ (α‐axis), timescale 4 ms/div 
The response to a step change in the inductor current is similarly more damped with 
a lower steady-state error in case 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝐺𝐺) = 𝐺𝐺𝐿𝐿𝑃𝑃𝑆𝑆(𝐺𝐺)𝐺𝐺𝑙𝑙𝑏𝑏𝑚𝑚𝑑𝑑(𝐺𝐺) and a P controller are 
used (see Fig. 3.65). 
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Fig. 3.65  Step response of the reference current with voltage decoupling and 𝑮𝑮𝒙𝒙𝝎𝝎𝑮𝑮(𝟓𝟓) =
𝑮𝑮𝑮𝑮𝑮𝑮𝑮𝑮(𝟓𝟓)𝑮𝑮𝑮𝑮𝝎𝝎𝑮𝑮𝒙𝒙(𝟓𝟓): (1) reference; (2) real; (3) inductor current error ‐ (α‐axis), timescale 10 
ms/div; (b) (1) reference; (2) real; (3) inductor current error ‐ (α‐axis), timescale 4 ms/div 
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In this case, 𝐺𝐺𝐿𝐿𝑃𝑃𝑆𝑆(𝐺𝐺) is designed as a first order IIR Butterworth low‐pass filter 
with a bandwidth of 400 Hz and a sampling frequency of 10 kHz. The lag introduced 
at fundamental frequency is 7.09°. 𝐺𝐺𝑙𝑙𝑏𝑏𝑚𝑚𝑑𝑑(𝐺𝐺) is designed to compensate for the lag at 
fundamental frequency introduced by 𝐺𝐺𝐿𝐿𝑃𝑃𝑆𝑆(𝑗𝑗𝜔𝜔1) and 𝐺𝐺𝑃𝑃𝑃𝑃𝑝𝑝(𝑗𝑗𝜔𝜔1). The discrete‐time 
implementation of the low‐pass filter is 
𝐺𝐺𝐿𝐿𝑃𝑃𝑆𝑆(𝑧𝑧) = 𝐾𝐾 𝑅𝑅1 + 𝑅𝑅2𝑧𝑧−1𝑓𝑓1 + 𝑓𝑓2𝑧𝑧−1 , (3.37) 
where 𝐾𝐾 = 0.1122, 𝑅𝑅1 = 𝑅𝑅2 = 1, 𝑓𝑓1 = 1, 𝑓𝑓2 = −0.7757. 
The lead compensator is designed with the form 
𝐺𝐺𝑙𝑙𝑏𝑏𝑚𝑚𝑑𝑑(𝐺𝐺) = 1 + 𝜏𝜏𝑧𝑧𝐺𝐺1 + 𝜏𝜏𝑝𝑝𝐺𝐺, (3.38) 
being 𝜏𝜏𝑧𝑧 = 1.8433 × 10−4 and 𝜏𝜏𝑝𝑝 = 3.4354 × 10−5. Subsequently the filter is 
discretized with the Tustin method in order to get the discrete‐time implementation. 
It can be stated that a simple P controller can be used in the current loop only if 
voltage decoupling is performed, even if this decoupling is not ideal. Thanks to the 
capacitor voltage decoupling, the controller tracks the fundamental component with fast 
transient response. 
To verify the behaviour of the inner current loop under overload, a step load change 
more than four times the rated load is performed. The load impedance changes from 68 
Ω to 16 Ω while the current reference is kept constant. To keep the inductor current at 
the same level as before the load change, the output voltage (output of the inner current 
loop) decreases (see Fig. 3.66). This proves the controller is able to track any command 
provided by the outer voltage loop. 
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Fig. 3.66  Step load change (overload) from 68 Ω (rated load) to 16 ohm (4.25 times the 
rated load): capacitor voltage (output voltage) and inductor current in α‐axis 
3.7.2.3 Concluding considerations on the current loop 
In the previous paragraphs, four regulators intended for the inner current loop of a 
three‐phase VSI have been compared in terms of effect of the delay model, influence 
of the discretization method, sensitivity to frequency variation, effect of cross‐coupling 
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decoupling, and influence of the integrator gain. The tools used for the analysis were 
the frequency response, root locus, and steady‐state error. The regulators analysed 
were the proportional, the ideal PR, nonideal PR and Complex Vector PR. The 
comparisons were organised as follow: 
• without voltage decoupling; 
• with voltage decoupling; 
• with nonideal voltage decoupling. 
The following conclusions can be stated: 
• Independently of the regulator used the delay model affects the design of the 
regulators. The resulting system can have a completely different bandwidth with 
respect to the one previously designed if the system delays have not been taken 
into account. For a wide bandwidth design, the first order Padè approximation 
with a non‐minimal phase zero would be preferable. 
• If no output voltage cross‐coupling decoupling is used: 
o Independently of the regulator used, the capacitor voltage coupling 
produces load dependent dynamics; 
o As expected the P regulator is unable to produce zero steady‐state error 
at 50 Hz. Indeed, the error is very large; 
o The nonideal PR regulator ability to produce zero steady‐ state error at 
the desired resonant frequency is highly dependent of the integrator gain. 
The smaller is the integrator gain, the bigger will be the error; 
o The ideal PR controller is able to produce zero steady‐state error at the 
desired resonant frequency (50 Hz). However, the system frequency 
response is very sensitive to frequency variations around the fundamental 
frequency. This sensitivity is bigger than for the case of the nonideal PR 
controller; 
o The complex vector PR controller is unstable. From the frequency 
response analysis, if it could be used it would be able to produce zero 
steady‐state error at the desired resonant frequency with low sensitivity 
to frequency and integrator gain variations. This regulator would be 
preferred, based on the steady‐state analysis. However, from the stability 
(and transient) analysis the dominant poles are in the right half plane, 
which makes the system unstable. Because of the low sensitivity to the 
integrator gain (𝑘𝑘𝑖𝑖𝐼𝐼) variation, the use of this regulator would give 
flexibility in this gain choice (if it could be used). 
• If output voltage cross‐coupling decoupling is used: 
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o The voltage cross‐coupling decoupling has interesting features in the 
frequency response. For any of the controllers analysed it decreases the 
steady‐state error, the sensitivity to frequency variations, and the 
sensitivity to the integrator gain (𝑘𝑘𝑖𝑖𝐼𝐼) values variation. Indeed, the 
benefits of the output voltage decoupling are larger than those caused by 
the additional resonator part in the regulators; 
o Whenever voltage cross‐coupling decoupling is performed, the resulting 
closed loop dynamics have better behaviour with more damping even if 
nonideal decoupling is performed; 
o It is better to use just a P controller for the inner loop if its bandwidth is 
widened enough and there is an outer voltage loop as is the case in 
standalone microgrids/UPS applications. It is a simpler controller that 
leads to less stability problems; 
o For the cases where there is no voltage loop, resonant regulators are 
preferred. Among the regulators analysed the complex vector PR would 
be preferred due to its low sensitivity to frequency variations around the 
resonant frequency. 
It must be noted that the equivalent series resistor of the inductor will affect the 
results. The bigger its value, the bigger will be the steady‐state error. In addition, the 
benefits of the PR regulators over the P regulator will be bigger. 
3.7.3 Voltage and Current Loops 
3.7.3.1 One VSI in standalone mode 
The performance of the proposed current control in combination with the PR voltage 
loop is analysed in this section. It is experimentally verified that the proposed system 
solution fulfils the requirements imposed to UPS systems. In Fig. 3.67(a) a 100% linear 
(resistive) step load change is shown. The results obtained are compared to the envelope 
of the voltage deviation for linear loads, as reported in the IEC 62040 standard for UPS 
systems [Fig. 3.67(b)]. 
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Fig. 3.67  Linear step load changing (0 – 100%): (a) reference (200 V/div), real (200 
V/div), and capacitor voltage error (50 V/div) (α‐axis); (b) Dynamic characteristics according 
to IEC 62040 standard for linear loads 
This normative sets the dynamic characteristics of the output voltage for 
standardized linear and nonlinear loads (diode bridge rectifiers with output capacitor). 
According to the sign of the reference and real capacitor voltage, their difference 
(voltage deviation 𝑣𝑣𝑑𝑑𝑏𝑏𝑖𝑖) belongs to the under‐voltage (𝑣𝑣𝑑𝑑𝑏𝑏𝑖𝑖 < 0) or over‐voltage 
(𝑣𝑣𝑑𝑑𝑏𝑏𝑖𝑖 > 0) region. It should be noted that the capacitor voltage error can differ from 
𝑣𝑣𝑑𝑑𝑏𝑏𝑖𝑖 depending on the sign of the reference and real voltage. The values are normalized 
to the peak voltage. It can be seen that the system reaches steady‐state in less than half 
a cycle after the load step change. The dynamic response is well damped, as predicted 
by the design, and within the normative limits. 
A diode bridge rectifier with capacitor output filter (parameters in Table 3.1) is 
used as nonlinear load. A 100% nonlinear step load change is performed without and 
with the harmonic compensators tuned at the 5th and 7th harmonics [see Fig. 3.68(a) 
and Fig. 3.69(a)]. From the FFT analysis in Fig. 3.68(b) and Fig. 3.69(b) it can be seen 
the compensation of the harmonics to which the resonant controllers have been tuned. 
In Fig. 3.69(c) the results in terms of voltage deviations are compared with the 
standards set by IEC 62040. It should be noted the dynamic response is even within 
the limits imposed to linear loads. 
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Fig. 3.68  Voltage loop without the 5th 7th HC and nonlinear load: (a) 100% Step load 
change, reference (200 V/div), real (200 V/div), and capacitor voltage error (50 V/div) (α‐
axis); (b) FFT of the capacitor voltage (250 Hz/div) 
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(c) 
Fig. 3.69  Voltage loop with 5th 7th HC and nonlinear load: (a) 100% Step load change, 
reference (200 V/div), real (200 V/div), and capacitor voltage error (50 V/div) (α‐axis); (b) 
FFT of the capacitor voltage (250 Hz/div); (c) Dynamic characteristics according to IEC 
62040 standard for nonlinear loads 
3.7.3.2 Two VSIs in parallel in standalone mode 
The benefits of applying state feedback cross‐coupling voltage decoupling are also 
experimentally verified with two converters in parallel. The physical system considered 
is shown in Fig. 3.70. In particular, control loops with reduced bandwidth are needed. 
An important point in standalone grids is the load sharing among distributed generators, 
especially when the distribution lines are not symmetric [171], [172], [173]. By 
including virtual impedance at fundamental frequency, the effect of the line impedances 
can be mitigated [30], [174], [175]. Furthermore, the virtual impedance can improve 
the sharing of nonlinear and unbalanced loads [172], [176], [177], [178], [179]. 
abc
αβ
*
*V
+
−
Q+ +
CfCf
DG Power Stage
Cf
To
Load
DG Controller
*φ
×
÷
+
−
PWM
iLαβ
abc
αβ
vdc
Lf
Lf
Lf
iLabc
abc
αβ
abc
αβ
iLαβ
+
−
vcαβ
vcabc
vcαβ* vvrαβ
ioabc
ioαβ
abc
αβ
vabc*
Three-phase 
Sinusoidal 
Reference 
Generator
Virtual 
Impedance 
Loop
Fundamental 
Pos. Seq. 
Power 
Calculator
P
Fundamental 
Pos. Seq. 
Power 
Controllers
P Current 
Regulator
PR Voltage 
Regulator
 
Fig. 3.70  DG power stage and control system 
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The power calculation and droop control methods are based on [26], [171], [180], 
[181]. The instantaneous values of active and reactive power in the stationary reference 
frame are defined as 
𝑅𝑅 = 𝑣𝑣𝑐𝑐𝛼𝛼𝑖𝑖𝑜𝑜𝛼𝛼 + 𝑣𝑣𝑐𝑐𝛽𝛽𝑖𝑖𝑜𝑜𝛽𝛽 , (3.39) 
𝑠𝑠 = 𝑣𝑣𝑐𝑐𝛽𝛽𝑖𝑖𝑜𝑜𝛼𝛼 − 𝑣𝑣𝑐𝑐𝛼𝛼𝑖𝑖𝑜𝑜𝛽𝛽 . (3.40) 
A first order low‐pass filter of 0.7 Hz cut‐off frequency is used to extract the 
fundamental positive sequence component of active and reactive power (Fundamental 
Positive Sequence Power Calculator block in Fig. 3.70). Specifically 
𝐺𝐺+ = 𝐺𝐺
𝐺𝐺2 + 𝜔𝜔02 𝑅𝑅, (3.41) 
𝑄𝑄+ = 𝐺𝐺
𝐺𝐺2 + 𝜔𝜔02 𝑠𝑠. (3.42) 
Subsequently, a power droop control scheme is applied (Fundamental Positive 
Sequence Power Controllers block in Fig. 3.70). Droop control allows active and 
reactive power sharing among parallel connected VSIs without the need of using any 
critical low‐bandwidth communication network [178]. The basic idea is to mimic the 
behaviour of a synchronous generator, which decreases the frequency as the active 
power is increased [178]. A similar relationship applies to reactive power and output 
voltage. As a result, the equations implemented are 
𝜙𝜙∗ = 1
𝐺𝐺
𝜔𝜔0 − 𝐺𝐺𝑃𝑃(𝐺𝐺)(𝐺𝐺+ − 𝐺𝐺0+), (3.43) 
𝑉𝑉∗ = 𝑉𝑉0 − 𝐺𝐺𝑄𝑄(𝐺𝐺)(𝑄𝑄+ − 𝑄𝑄0+). (3.44) 
The subscript ′0′ denotes reference values, while 𝐺𝐺𝑃𝑃(𝐺𝐺) and 𝐺𝐺𝑄𝑄(𝐺𝐺) are the transfer 
functions associated to active and reactive power respectively. In this work the 
following droop coefficients are applied [171] 
𝐺𝐺𝑃𝑃(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝑃𝑃 + 𝑘𝑘𝑖𝑖𝑃𝑃𝐺𝐺 , (3.45) 
𝐺𝐺𝑄𝑄(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝑄𝑄 . (3.46) 
The proportional gain for active power droop control 𝑘𝑘𝑝𝑝𝑃𝑃 is designed to achieve a 
maximum frequency deviation of around ∆𝑓𝑓𝑏𝑏𝑚𝑚𝑚𝑚 = 0.01% at steady‐state according to 
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𝑘𝑘𝑝𝑝𝑃𝑃 = ∆𝑓𝑓𝑏𝑏𝑚𝑚𝑚𝑚𝜔𝜔02𝐺𝐺𝑏𝑏𝑚𝑚𝑚𝑚 , (3.47) 
being 𝐺𝐺𝑏𝑏𝑚𝑚𝑚𝑚 the maximum active power which can be provided by the converter 
[178]. On the other hand, 𝑘𝑘𝑝𝑝𝑄𝑄 is selected for a maximum voltage deviation of ∆𝑉𝑉𝑏𝑏𝑚𝑚𝑚𝑚 =0.1% at steady‐state according to 
𝑘𝑘𝑝𝑝𝑄𝑄 = ∆𝑉𝑉𝑏𝑏𝑚𝑚𝑚𝑚𝜔𝜔02𝑄𝑄𝑏𝑏𝑚𝑚𝑚𝑚 . (3.48) 
The values of the coefficients here defined are reported in Table 3.10 along with 
𝑘𝑘𝑖𝑖𝑃𝑃, designed to improve command tracking performance. 
The structure of the virtual impedance block is depicted in Fig. 3.71 where the 
components of the inverter output current are extracted and then fed to a selective 
structure. 
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Fig. 3.71  Virtual Impedance Scheme 
Specifically, fundamental positive sequence components are fed to an RL 
impedance block and other components (fundamental negative sequence as well as 
harmonic components, here the 3rd, 5th and 7th) pass through the virtual resistances 
[172]. This structure corresponds to 
𝑉𝑉𝑖𝑖𝑟𝑟𝛼𝛼 = 𝑅𝑅𝑖𝑖𝑟𝑟1 𝑖𝑖𝑜𝑜𝛼𝛼1 − 𝑘𝑘𝑖𝑖𝑟𝑟𝜔𝜔0𝑖𝑖𝑜𝑜𝛽𝛽1+ + � 𝑅𝑅𝑖𝑖𝑟𝑟ℎ 𝑖𝑖𝑜𝑜𝛼𝛼ℎ
ℎ=3,5,7 , (3.49) 
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𝑉𝑉𝑖𝑖𝑟𝑟𝛽𝛽 = 𝑅𝑅𝑖𝑖𝑟𝑟1 𝑖𝑖𝑜𝑜𝛽𝛽1 + 𝑘𝑘𝑖𝑖𝑟𝑟𝜔𝜔0𝑖𝑖𝑜𝑜𝛼𝛼1+ + � 𝑅𝑅𝑖𝑖𝑟𝑟ℎ 𝑖𝑖𝑜𝑜𝛽𝛽ℎ
ℎ=3,5,7 . (3.50) 
To extract the harmonic components 𝑖𝑖𝑜𝑜𝛼𝛼𝛽𝛽ℎ , the sum of positive and negative 
sequence components 𝑖𝑖𝑜𝑜𝛼𝛼𝛽𝛽𝑏𝑏  with 𝑚𝑚 ≠ ℎ is subtracted to 𝑖𝑖𝑜𝑜𝛼𝛼𝛽𝛽. 
Similarly to the previous laboratory tests, a low scale test bed made of two Danfoss 
power converters of 2.2 kVA each has been used. The control platform is based on the 
dSpace DS1006. An A/D DS2004 board is used to digitalize the analog signals sensed 
via LEM current and voltage transducers. A D/A conversion 16‐bit high resolution 
board DS2102 has been used to record the data on two oscilloscopes.  
A photo and schematic of the experimental setup are shown in Fig. 3.72 and Fig. 
3.73. The PWM signals for each VSI are sent from dSpace DS1006 platform, based 
on the implemented control law. Three‐phase inductor current, capacitor voltage and 
output current are measured for each VSI, as well as the voltage at the Point of 
Common Coupling (PCC). The measured variables are sent to the A/D board DS2004. 
Only the reference, real and capacitor voltage error in α‐axis from each VSI are sent 
to the D/A board DS2102 and then to the oscilloscopes. 
 
Fig. 3.72  Photo of the experimental setup 
dSpace 
DS1006
2 VSIs
Load
Measurements
 DS2004 
Board
Oscilloscopes DS2102 Board
PCC
6
18
3
21
6 6
21
 
Fig. 3.73  Schematic of the experimental setup 
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All the following experimental results are performed using a proportional 
controller as current regulator and with state feedback decoupling of the capacitor 
voltage. Resonant regulators tuned at specific harmonic orders are used in the outer 
voltage loop. The two parallel power converters are droop‐controlled and operate in 
voltage control mode. Two diode bridge rectifiers are used as nonlinear loads, with 
unbalance created opening one phase on the AC side of the loads.  
Table 3.9  Voltage regulator parameters for two VSIs in parallel 
Parameter Symbol 
Proportional gain 𝑘𝑘𝑝𝑝𝑝𝑝 = 0.05 
Integral gain 𝑘𝑘𝑖𝑖𝑝𝑝 = 100 
Integral gain 3rd HC 𝑘𝑘𝑖𝑖𝑝𝑝,ℎ3 = 10 
Integral gain 5th HC 𝑘𝑘𝑖𝑖𝑝𝑝,ℎ5 = 10 
Integral gain 7th HC 𝑘𝑘𝑖𝑖𝑝𝑝,ℎ7 = 10 
 
Table 3.10  Droop control parameters 
Parameter Symbol 
Proportional gain (active power) 𝑘𝑘𝑝𝑝𝑃𝑃 = 1 × 10−6 
Integral gain (active power) 𝑘𝑘𝑖𝑖𝑃𝑃 = 1 × 10−4 
Proportional gain (reactive power) 𝑘𝑘𝑝𝑝𝑄𝑄 = 5 × 10−4 
 
Table 3.11  Virtual impedance parameters 
Parameter Symbol 
Virtual inductance 𝑘𝑘𝑖𝑖𝑟𝑟 = 2.5 mH 
Fund. pos. sequence 𝑅𝑅𝑖𝑖𝑟𝑟1+ = 0.3 Ω 
Fund. neg. sequence 𝑅𝑅𝑖𝑖𝑟𝑟1− = 1.5 Ω 
Pos. and neg. sequence 3rd H 𝑅𝑅𝑖𝑖𝑟𝑟3 = 2 Ω 
Pos. and neg. sequence 5th H 𝑅𝑅𝑖𝑖𝑟𝑟5 = 4 Ω 
Pos. and neg. sequence 7th H 𝑅𝑅𝑖𝑖𝑟𝑟7 = 4 Ω 
The integral gain value 𝑘𝑘𝑖𝑖𝐼𝐼 has been increased to 100 to achieve a faster 
synchronization between the power converters. The voltage regulator control 
parameters are shown in Table 3.9. The same system and current control parameters 
in Table 3.1 and Table 3.8 are used. The droop control and virtual impedance 
parameters are reported in Table 3.10 and Table 3.11. In particular, their design is 
based on [171], [172]. 
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Fig. 3.74  Unbalanced nonlinear step load change with DGs in parallel: DG1 with output 
impedance of L1 = 1.8 mH; DG2 with output impedance of L2 = 1.8 mH ‐ (a) Transient 
response without HC, reference (200 V/div), real (200 V/div) and capacitor voltage error (50 
V/div) (α‐axis); (b) FFT of the capacitor voltage (250 Hz/div); (c) Transient response with 
3rd, 5th, 7th HC, reference (200 V/div), real (200 V/div) and capacitor voltage error (50 V/div) 
(α‐axis); (d) FFT of the capacitor voltage (250 Hz/div); (e) 100% Step load change, Dynamic 
characteristics according to IEC 62040 standard for linear loads 
In Fig. 3.74(a) a 100% unbalanced (one phase open) nonlinear step load change 
(from open circuit to full rated load) is performed, without activating the harmonic 
compensators (HC) in the voltage loop for both power converters. As expected from 
the FFT analysis [see Fig. 3.74(b)], harmonics are present in the capacitor voltage, 
mainly a 3rd harmonic component due to unbalanced load.  
Performing the step load change with HC activated at the 3rd, 5th and 7th harmonic 
orders [see Fig. 3.74(c)] reduces significantly the THDv, without interfering the 
transient response. Still the system reaches steady‐state in less than one cycle and a 
half after the load step change. Since the bandwidth of the voltage loop has been set to 
100 Hz, a 3rd HC is needed. The transient response complies with the standards 
imposed by IEC 62040 for UPS systems, as shown in Fig. 3.74(e). Similar results are 
obtained for the other power converter, referred to as DG2. 
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Fig. 3.75  Unbalanced nonlinear step load change with DGs in parallel: DG1 with output 
impedance of L1 = 3.6 mH; DG2 with output impedance of L2 = 1.8 mH; virtual impedance 
not activated ‐ (a) Transient response, reference (200 V/div), real (200 V/div) and capacitor 
voltage error (50 V/div) (α‐axis); (b) FFT of the capacitor voltage (250 Hz/div); (c) Voltage 
at PCC; (d) FFT of voltage at PCC (250 Hz/div); (e) Transient conditions, output current from 
DG1; (f) Transient conditions, output current from DG2 
Unbalance between the two lines supplying the loads is created doubling the line 
impedance at the output of DG1. Again, a 100% unbalanced nonlinear step load change 
is performed [see Fig. 3.75(a)]. Both power converters have the HC at 3rd, 5th and 7th 
harmonic activated. The steady‐state voltage at PCC between the two VSIs is shown 
in Fig. 3.75(b), which results in an Unbalance Factor (UF) of 0.32%, in compliance 
with the standards which set the upper limit to 2% [182], [183]. The UF is defined as 
the ratio between the negative and the positive sequence voltage components. 
However, the load is not equally shared between the DGs as can be seen comparing 
Fig. 3.75(e) and Fig. 3.75(f). These last data have been plotted in Matlab after have 
been recorded in dSpace ControlDesk scopes. 
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Fig. 3.76  Unbalanced nonlinear step load change with DGs in parallel: DG1 with output 
impedance of L1 = 3.6 mH; DG2 with output impedance of L2 = 1.8 mH; virtual impedance 
activated ‐ (a) Transient response, reference (200 V/div), real (200 V/div) and capacitor 
voltage error (50 V/div) (α‐axis); (b) FFT of the capacitor voltage (250 Hz/div); (c) Voltage 
at PCC; (d) FFT of voltage at PCC (250 Hz/div); (e) Transient conditions, output current from 
DG1; (f) Transient conditions, output current from DG2 
When the Virtual Impedance outer loop is activated, the current sharing improves 
noticeably [see Fig. 3.76(e) and Fig. 3.76(f)]. This improvement is achieved by 
decrease the DG2 current components and increase the DG1 current components. In 
addition, fundamental positive sequence component of load current is still shared 
properly. However, it can be seen the current sharing improvement is achieved at the 
expense of increasing all voltage distortions: the THD and the UF at PCC slightly 
increase [see Fig. 3.76(c) and Fig. 3.76(d)] as well the harmonic distortion at DGs level 
[see Fig. 3.76(a) and Fig. 3.76(b)]. 
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3.8 Continuous-Time Modelling - Conclusive 
Considerations 
The effect of state feedback coupling on the dynamics performance of current and 
voltage regulators for islanded microgrids/UPS systems has been investigated. The 
benefits of applying capacitor voltage decoupling are motivated by the higher damping 
of the system, and almost zero steady‐state error when a P controller is used for the 
current loop. The computation and PWM delays are the main responsible to limit the 
bandwidth that can be achieved by the current regulator. Even if the system delays are 
not compensated on the decoupling path (nonideal voltage decoupling), the system 
shows a higher damping than without decoupling. Further improvement can be 
obtained by introducing a lead‐lag filter in the decoupling path. 
Three different PR current regulators structures are analysed and compared. As 
the frequency harmonic order of the resonant regulator is increased, the mapping from 
the continuous-time domain to the discrete-time domain using the structure with two 
integrators and forward and backward Euler as discretization methods produces some 
discrepancy and higher steady-state error is observed. On the other hand, impulse 
invariant and Tustin with frequency prewarping allow the harmonic components to be 
perfectly represented. The sensitivity of the regulators to frequency and integral gain 
deviations is investigated. Complex Vector PR, which is stable only if voltage 
decoupling is performed, shows the lowest sensitivity to both frequency and integral 
gain value variations. 
A design methodology for PR voltage regulators based on a lead compensator 
structure is provided, according to the proposed P inner current controller. Its effect is 
reflected in the Nyquist trajectories calculated for the voltage loop, and hence affects 
the selection of controller gains. A practical design methodology to select the 
minimum value of the fundamental resonant gain is proposed. The overall solution 
provides good performance both in steady‐state and transients. More specifically, the 
requirements during transient imposed by the UPS standard IEC 62040 are verified 
according to the design proposed for the current and voltage regulators. The dynamic 
response is even within the standards for linear loads in case the 5th and 7th harmonic 
compensators are activated together with the fundamental gains, when a diode bridge 
rectifier is supplied. The analysis is extended to two droop‐controlled voltage source 
inverters in parallel. Unbalance between the two lines is considered with the virtual 
impedance allowing proper load current sharing. 
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Chapter IV 
4 Physical System Modelling in the 
Discrete-Time Domain 
4.1 Discrete-Time Domain Design Benefits 
Part of the work described in this chapter has been previously published in [2], 
[19], [21], [22]. 
A possible approach for physical system analysis is based on frequency and Laplace‐
domain models, which are useful as they improve the general perception of the 
dynamic behaviour of pulse‐width modulators [63]. This analysis has been performed 
extensively in Chapter 3. As already explained, the s‐domain design of the regulators 
is followed by their discretization, based on Euler, Trapezoidal discretization or similar 
methods. However, the mapping from the s‐domain to the z‐domain can introduce 
some discrepancy depending on the discretization method used [66], [184], in 
particular for discretization of high‐frequency harmonic compensators. On the other 
hand, the direct design of digital compensators in the discrete‐time domain provides 
more accuracy, being able to capture the sampling effects. In fact, the transformation 
of the system in the discrete‐time domain by means of the z‐transform or the discrete‐
time small‐signal modelling in state‐space form allows the sample‐and‐hold effect and 
time lag to be treated accurately [64], [185], [186], without the need of using the 
approximated rational transfer functions of the delay [37]. Moreover, the methodology 
presented in [187] allows the Cross‐Coupled State Equations of a system with coupled 
variables and multiple feedback paths to be derived, following an exact discretization 
approach. This is the approach to be used in order to correctly represent the coupling 
between the controlled states. In general, other advantages can be identified for direct 
design in the z‐domain: 
• design for direct discrete‐time pole‐placement [188], [57], [189]; 
• improved dynamic performance and robustness of the regulators [48], especially 
if the ratio of the sampling frequency to the fundamental frequency is low [188] 
or the current regulator is tuned for a very wide bandwidth [32]; 
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• ease of implementation to track commanded arbitrary trajectories at each 
sampling instant. 
Accordingly, z‐domain design can be considered convenient. 
As proved in Chapter 3 ‐ Paragraph 3.4.1.5, the state feedback decoupling action 
can be improved by leading the capacitor voltage on the state feedback decoupling 
path. However, the analysis is performed in the continuous‐time domain. Moreover, 
the possibility to widen the current loop bandwidth either by means of a lead 
compensator on the forward path or a Smith Predictor structure has not been 
investigated. As will be shown in this Chapter, both structures allow good dynamics 
properties to be achieved as the controller bandwidth is widened. However, the way 
these techniques aim at compensating for system delays is different. Specifically, the 
lead compensator adds an additional degree of freedom to the system in order to 
directly locate the poles of the closed loop controller transfer function. On the other 
hand, the Smith predictor structure permits the design of the controller based on the 
un‐delayed model of the physical plant by building a parallel model which cancels the 
system delay. As the current regulator dynamics are enhanced, the voltage loop 
dynamics are widened as well. 
In this Chapter it is shown how an accurate modelling of the delay effects in 
decoupling leads to a better control design and dynamics assessment. 
A model in the discrete‐time domain which takes into account the coupling of the 
capacitor voltage with the inductor current, even if voltage decoupling is performed, 
is derived analytically. This model is shown to better represent the physical system 
being addressed. It is important to note that even without the one sample delay 
introduced by computation, the sample‐and‐hold effect is still present and limits the 
achievable bandwidth, thus reducing the benefits introduced by the decoupling. The 
effect of widening the inner current loop bandwidth by means of two techniques based 
on a lead compensator structure and Smith Predictor is proposed. Finally, the results 
obtained for the current loop analysis are applied to design the voltage loop, based on 
the Nyquist criterion. 
This Chapter is organized as follows. 
In Section 4.2 the model in the discrete‐time domain which takes into account the 
coupling of the controlled states is derived. The devised model is compared to the 
simplified formulation based on an RL load and the main differences are discussed. 
In Section 4.3 the inner loop current control with state feedback voltage 
decoupling is analyzed. Two techniques aimed at widening the bandwidth of the 
current regulator, based on a lead compensator structure and Smith Predictor, are 
proposed and compared. 
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Subsequently, in Section 4.4, a PR voltage controller design is proposed based on 
the design of the current regulator with wide bandwidth. Detailed design and tuning 
are provided according to the Nyquist criterion. 
Moreover, in Section 4.5 discretization issues of an anti‐wind up scheme for the 
voltage regulator are analyzed. 
In Section 4.6 the theoretical solution is supported by experimental results, 
verifying their compliance with the IEC 62040 normative for UPS systems. 
4.2 Discrete‐Time Domain Modelling  
The physical system in Fig. 2.1 is represented in the discrete‐time domain in Fig. 4.1. 
Compared to Fig. 3.1, 𝐺𝐺𝑖𝑖(𝑧𝑧) and 𝐺𝐺𝑖𝑖(𝑧𝑧) represent the current and voltage regulators 
transfer functions in the discrete‐time domain. There is one sample computation delay 
associated to the implemented regular sample symmetrical PWM strategy, i.e. the time 
required to compute the duty‐cycle control signal [82], [185]. 𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝑧𝑧) is the transfer 
function related to the decoupling of the cross‐coupling states in the z‐domain. 
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Fig. 4.1.  Simplified block diagram of the closed loop system 
According to the discussion in Chapter 3, as voltage decoupling is performed, 
higher damping is achieved with less overshoot for a given bandwidth. If it were 
possible to exactly decouple (cancel) the capacitor coupling, the system would become 
not dependent on the load impedance and the physical plant could be represented by 
an RL load. In this case, the modelling in the discrete‐time domain is based on the z‐
transform of the part of the plant related to the inductor current 𝐺𝐺𝑝𝑝(𝐺𝐺) along with the 
latch effect [48], leading to 
𝐺𝐺𝑝𝑝(𝑧𝑧) = 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝑧𝑧)𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝑧𝑧) = 𝒁𝒁�𝑮𝑮{Latch}𝐺𝐺𝑝𝑝(𝐺𝐺)� = = (1 − 𝑧𝑧−1)𝒁𝒁�𝐺𝐺𝑝𝑝(𝐺𝐺)
𝐺𝐺
� = 1
𝑅𝑅
�1 − 𝑘𝑘−𝑇𝑇𝑠𝑠/𝜏𝜏𝑝𝑝�𝑧𝑧−11 − 𝑘𝑘−𝑇𝑇𝑠𝑠/𝜏𝜏𝑝𝑝𝑧𝑧−1 , (4.1) 
where 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝑧𝑧) and 𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝑧𝑧) are the inductor current and input voltage in the z‐
domain, respectively; 𝜏𝜏𝑝𝑝 = 𝑘𝑘𝑏𝑏/𝑅𝑅 is the plant time‐constant. However, the coupling 
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effect introduced by the second‐order LC filter cannot be neglected, because of 
computation and PWM delays that are not compensated for on the state feedback 
decoupling path. Even without the one sample delay introduced by computation, the 
latch interface is still present, not allowing the exactly decoupling of the controlled 
states. The effect of the capacitor voltage in the dynamics should be considered in the 
design stage [190]. For this reason, an accurate model that clearly reflects this effect 
has been developed. The general methodology is similarly applied in [187], [191]: 
1. Model and derive the Ordinary Differential Equations (ODE) of the system; 
2. Form the Laplace transform of the ODE including the effects of initial 
conditions; 
3. Form a step input for the latched manipulated input; 
4. Find the continuous‐time step response solution; 
5. Find the response at the next sampling instant; 
6. Substitute for the B‐operator (𝐵𝐵 = 𝑧𝑧−1); 
7. Generalize the solution for arbitrary sampling instants (kT); 
8. Form eventually the correspondent transfer function in the discrete‐time 
domain. 
The differential equations of the system are the same as in (3.1). The disturbance 
𝑖𝑖𝑜𝑜(𝑅𝑅) is neglected in this analysis. 
⎩
⎪
⎨
⎪
⎧ 𝑇𝑇
𝑇𝑇𝑅𝑅
𝑣𝑣𝑐𝑐(𝑅𝑅) = 1𝐶𝐶𝑏𝑏 𝑖𝑖𝐿𝐿(𝑅𝑅)
𝑇𝑇
𝑇𝑇𝑅𝑅
𝑖𝑖𝐿𝐿(𝑅𝑅) = 1𝑘𝑘𝑏𝑏 [𝑣𝑣𝑖𝑖(𝑅𝑅) − 𝑅𝑅𝑖𝑖𝐿𝐿(𝑅𝑅) − 𝑣𝑣𝑐𝑐(𝑅𝑅)]. (4.2) 
The system in (4.2) is transformed in the Laplace domain including the effects of 
initial conditions, fundamental to derive the Cross‐Coupled State Equations. The 
complete derivation of the following equations is reported in Appendix ‐ A. 
The sample‐and‐hold effect is modelled as 𝑉𝑉𝑖𝑖(𝐺𝐺) = 𝑣𝑣𝑖𝑖(𝑅𝑅 = 0)/𝐺𝐺 (input modelled 
as a step). In particular the relationships between the states are 
𝑉𝑉𝑐𝑐(𝐺𝐺) = 𝜔𝜔𝑖𝑖2𝐺𝐺2 + 2𝜉𝜉𝜔𝜔𝑖𝑖𝐺𝐺 + 𝜔𝜔𝑖𝑖2 �𝑣𝑣𝑖𝑖(𝑅𝑅 = 0) 1𝐺𝐺 + 1𝜔𝜔𝑖𝑖2 [𝐺𝐺𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) + ?̇?𝑣𝑐𝑐(𝑅𝑅 = 0)]+ 2𝜉𝜉
𝜔𝜔𝑖𝑖
𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)�. (4.3) 
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𝐼𝐼𝐿𝐿(𝐺𝐺) = 𝜔𝜔𝑖𝑖2𝐺𝐺2 + 2𝜉𝜉𝜔𝜔𝑖𝑖𝐺𝐺 + 𝜔𝜔𝑖𝑖2 �𝐶𝐶𝑏𝑏𝑣𝑣𝑖𝑖(𝑅𝑅 = 0) + 𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺𝑖𝑖𝐿𝐿(𝑅𝑅 = 0) − 𝐶𝐶𝑏𝑏𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)�, (4.4) 
where 
𝜔𝜔𝑖𝑖
2 = 1
𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏
;    𝜉𝜉 = 12𝜔𝜔𝑖𝑖 𝑅𝑅𝑘𝑘𝑏𝑏 = 𝑅𝑅2 �𝐶𝐶𝑏𝑏𝑘𝑘𝑏𝑏 . (4.5) 
𝜔𝜔𝑖𝑖 is the natural frequency of the plant and 𝜉𝜉 is the damping factor. Then the 
inverse Laplace transform is applied to (4.3) and (4.4). The continuous‐time step 
response is generalized for arbitrary sampling instants, followed by the 
transformations to the z‐domain and 𝛼𝛼𝛼𝛼‐stationary reference frame. The Cross‐
Coupled State Equations are thus obtained 
𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝑧𝑧) �1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝑧𝑧−1 − 2𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝑧𝑧−1�= �1 − 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 𝐺𝐺𝑖𝑖𝑠𝑠(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)� 𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝑧𝑧)𝑧𝑧−1
+ 1
𝐶𝐶𝑏𝑏𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 𝐺𝐺𝑖𝑖𝑠𝑠(𝜔𝜔𝑑𝑑𝑇𝑇) 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝑧𝑧)𝑧𝑧−1. 
(4.6) 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝑧𝑧)
𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽
∗ (𝑧𝑧) = 11 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙) 𝑧𝑧−1 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) 𝑧𝑧−1, (4.7) 
where 
𝜔𝜔𝑑𝑑 = 𝜔𝜔𝑖𝑖�1 − 𝜉𝜉2;   𝜙𝜙 = 𝑅𝑅𝑡𝑡−1 ��1 − 𝜉𝜉2𝜉𝜉 �. (4.8) 
Moreover, 𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽∗ (𝑧𝑧) = 𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝑧𝑧) − 𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝑧𝑧) is the applied voltage to the model after 
the voltage capacitor coupling effect in a block diagram representation. It can be 
clearly seen that the model of the RL load in (4.7) takes into account the effect of the 
coupling with the output capacitor by including 𝐶𝐶𝑏𝑏. Solving the coupling equations 
(4.6) and (4.7), yields to the independent transfer function 
𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝑧𝑧)
𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝑧𝑧) = 𝑅𝑅𝑖𝑖𝑛𝑛𝑏𝑏1𝑧𝑧−1 + 𝑓𝑓𝑖𝑖𝑛𝑛𝑏𝑏1𝑧𝑧−21 − 2𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 cos(𝜔𝜔𝑑𝑑𝑇𝑇) 𝑧𝑧−1 + 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇𝑧𝑧−2, (4.9) 
where 
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𝑅𝑅𝑖𝑖𝑛𝑛𝑏𝑏1 = 1 − 𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) − 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 cos(𝜔𝜔𝑑𝑑𝑇𝑇) 
𝑓𝑓𝑖𝑖𝑛𝑛𝑏𝑏1 = 𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) − 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 cos(𝜔𝜔𝑑𝑑𝑇𝑇) + 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 
Similarly, starting from (4.6) we can achieve 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝑧𝑧)
𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝑧𝑧) = �𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)� (𝑧𝑧−1 − 𝑧𝑧−2)1 − 2𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 cos(𝜔𝜔𝑑𝑑𝑇𝑇) 𝑧𝑧−1 + 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇𝑧𝑧−2. (4.10) 
By considering (4.9) and (4.10), the relationship between 𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝑧𝑧) and 𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝑧𝑧) 
can be derived as 
𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝑧𝑧)
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝑧𝑧) = 𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝑧𝑧)𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝑧𝑧) ⋅ 𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝑧𝑧)𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝑧𝑧). (4.11) 
Leading to 
𝑽𝑽𝑐𝑐𝛼𝛼𝛽𝛽(𝑧𝑧)
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝑧𝑧) = 𝑅𝑅𝑖𝑖𝑛𝑛𝑏𝑏1𝑧𝑧−1 + 𝑓𝑓𝑖𝑖𝑛𝑛𝑏𝑏1𝑧𝑧−2�𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)� (1 − 𝑧𝑧−1). (4.12) 
The block diagram in Fig. 4.2 shows the complete system here derived, 
considering (4.7). 
+ ILαβ Vcαβ(z)
ILαβ(z)
Vcαβ
-
Viαβ
n1 +        e-ξω  T sin(ωdΤ − φ ) z -1
ωn
ωd
nCf
ωn
ωd
2
e-ξω  T sin(ωdΤ ) z -1Viαβ*
 
Fig. 4.2.  Discrete‐time block diagram of an LC filter neglecting the disturbance 𝐼𝐼𝑜𝑜𝛼𝛼𝛽𝛽(𝑧𝑧). 
The frequency responses of (4.1) and (4.7) are shown in Fig. 4.2, using the 
parameters in Table 3.1 and Table 3.2. The correspondent closed loop transfer function 
with a P controller as current regulator is represented in Fig. 4.4, considering voltage 
decoupling. The key point is that because of the coupling with the output capacitor, 
which is accurately modelled by (4.7), a lower gain is achieved at low frequencies. 
This model justifies the higher steady‐state error observed in both simulation and 
experiments than with the continuous‐time model and the discrete‐time one based on 
(4.1). For this reason, the plant model in Fig. 4.2 is worth to be used to design and 
analyse the system. 
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Fig. 4.3.  Frequency response of the RL model in (4.1) and model based on (4.7) 
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Fig. 4.4.  Frequency response of the closed loop system of the RL model in (4.1) and 
model based on (4.7), and a P controller with 𝑘𝑘𝑝𝑝𝐼𝐼 = 5.54, neglecting the one sample delay 
4.2.1 Validation of the Plant Model by Simulation 
The derived model is validated by simulation. With reference to Fig. 4.1, the block 
diagram representation of an LC filter, without the current controller, is considered 
(see Fig. 4.5), using the system parameters in Table 3.1. A discrete‐time sinusoidal 
input voltage is provided as input to the LC filter via a latch interface. For a better 
understanding, the one sample delay is neglected in this test. The simulation is 
performed at no load condition. To effectively validate (4.7) and (4.12), the LC filter 
in Fig. 4.5 is modelled in two different ways: 
1. by using elementary transfer functions Simulink blocks for 𝑘𝑘𝑏𝑏, 𝑅𝑅, the 
integrator terms 1/𝐺𝐺 and 𝐶𝐶𝑏𝑏. The latch interface is modelled using a Zero‐
Order Hold block; 
2. by replacing 1/(𝑘𝑘𝑏𝑏 𝐺𝐺 + 𝑅𝑅) along with the latch interface with (4.7). 
Additionally, 1/(𝐶𝐶𝑏𝑏𝐺𝐺) is replaced by (4.12). This is equivalent to test the 
block diagram in Fig. 4.2. 
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Fig. 4.5.  Block diagram of the physical system 
The inductor current and capacitor voltage provided by the two modelling are 
compared. With reference to Fig. 4.6, there is a perfect match at the sampling instants 
between the inductor current provided by the two modelling. It must be remarked only 
the second modelling provides access to the inductor current as an internal state. This 
is a key issue for design purposes. With reference to Fig. 4.7, the capacitor voltage 
simulated using the discrete‐time model (see Fig. 4.2) is equal (at the sampling 
instants) to the capacitor voltage simulated using the continuous‐time model. These 
results demonstrate the correctness of the devised model, which can be used for design 
purposes. 
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Fig. 4.6.  Inductor current (α‐axis) ‐ Comparison of modelling: transfer function Simulink 
blocks (plant modelling in the continuous‐time domain); current simulated by using the 
derived model (block diagram shown in Fig. 4.2) 
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Fig. 4.7.  Capacitor voltage (α‐axis) ‐ Comparison of modelling: transfer function 
Simulink blocks (plant modelling in the continuous‐time domain); voltage simulated by using 
the derived model (block diagram shown in Fig. 4.2) 
A more rigorous validation is based on applying, in open loop, the actual pulse‐
width modulated voltage provided by a three‐phase power converter to an LC filter at 
no load conditions. Again, the one sample delay is not included in the analysis. In order 
to mitigate non‐linearity effects introduced by PWM, the physical parameters in Table 
4.1 are used to perform the simulation. The results are compared with those provided 
by the model based on (4.7) and (4.12). With reference to Fig. 4.8 and Fig. 4.9, it can 
be seen the average value of the controlled states provided by the two models are 
equivalent. In fact, by using synchronous sampling, the average value, mainly of the 
inductor current, is used for control purposes [see Fig. 4.8(b)]. All these results 
demonstrate the correctness of the devised model, which can be used for design 
purposes. 
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Fig. 4.8.  Inductor current ‐ Comparison of modelling: (a) PWM simulation with switch 
ripple, three‐phase current from (4.7) (in dots); (b) PWM simulation with synchronous 
sampling (in asterisks), three‐phase current from (4.7) (in dots) 
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Fig. 4.9.  Capacitor voltage ‐ Comparison of modelling: pulse‐width modulated 
simulation; current simulated by using the derived model in the natural reference frame (block 
diagram showed in Fig. 4.4) 
Table 4.1  System parameters for simulation purposes 
Parameter Value 
Switching frequency 𝑓𝑓𝑠𝑠𝑠𝑠 = 10 𝑘𝑘𝑚𝑚𝑧𝑧 
Filter inductance 𝑘𝑘𝑏𝑏 = 1.8 𝑚𝑚𝑚𝑚 
Filter capacitor 𝐶𝐶𝑏𝑏 = 108 µ𝐹𝐹 
Inductor ESR 𝑅𝑅 = 10 Ω 
To investigate the effect of the latch interface and one sample delay on the closed 
loop transfer function, three different models with the inner current loop only and a P 
controller as regulator are considered (see Fig. 4.10, Fig. 4.12 and Fig. 4.14). The 
parameters in Table 3.1 and Table 4.2 are used for analysis. As the latch interface and 
one sample delay are neglected [see Fig. 4.10(a)], the physical system as seen from the 
controller simplifies as an RL load [see Fig. 4.10(b)]. This means the state feedback 
decoupling path perfectly cancels out the physical coupling of the capacitor voltage. 
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As a consequence, the reference current is properly tracked with almost zero steady‐
state error (see Fig. 4.11).  
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(b)  
Fig. 4.10.  Block diagram of the physical system with current loop only: (a) Plant 
modelling in the continuous‐time domain; (b) Simplification of (a) 
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Fig. 4.11.  Command tracking of the inductor current with 𝑘𝑘𝑝𝑝𝐼𝐼 = 5.54: (a) reference, real 
and inductor current error of the system (α‐axis) in Fig. 4.10 
On the other hand, as the latch interface is included (see Fig. 4.12) the steady‐error 
between the reference and real inductor current increases (see Fig. 4.13). Given the 
reference current at f=50 Hz in α‐axis 𝑖𝑖𝛼𝛼∗ = 5 𝐴𝐴, the real inductor current is 𝑖𝑖𝛼𝛼 =3.68 𝐴𝐴. This means 𝑖𝑖𝛼𝛼 = 0.736𝑖𝑖𝛼𝛼∗ , which corresponds to ‐2.68 dB, in accordance with 
the frequency response analysis at 50 Hz of Fig. 4.4.  
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Fig. 4.12.  Block diagram of the physical system with current loop only and latch interface 
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Fig. 4.13.  Command tracking of the inductor current with 𝑘𝑘𝑝𝑝𝐼𝐼 = 5.54: (a) reference, real 
and inductor current error of the system (α‐axis) in Fig. 4.12 
Additionally, with reference to Fig. 4.14, it can be seen the combined effect of the 
one sample delay and latch interface. An even higher steady‐state error is observed 
(see Fig. 4.15), limiting the current loop control bandwidth. As Fig. 4.12 and Fig. 4.14 
implement an accurate plant modelling, previously verified in Fig. 4.6 and Fig. 4.7, it 
can be concluded that state feedback decoupling is far from being ideal. Thus, a design 
procedure based on (4.7) and (4.12) provides a more accurate pole placement. 
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Fig. 4.14.  Block diagram of the physical system with current loop only, latch interface 
and one sample delay 
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Fig. 4.15.  Command tracking of the inductor current with 𝑘𝑘𝑝𝑝𝐼𝐼 = 5.54: (a) reference, real 
and inductor current error of the system (α‐axis) in Fig. 4.14 
4.3 Current Regulator Design 
The closed loop controller bandwidth is mainly limited by computation and PWM 
delays [52]. This limitation is overcome by implementing techniques aimed at 
compensating for the system delays. In this Chapter, it is shown how the current 
control bandwidth can be designed for a third of the sampling frequency with wide 
stability margins, by means of a P controller + Smith predictor or a P controller along 
with a lead compensator structure. The physical and control parameters for the current 
loop used both in simulation and in laboratory tests are presented in Table 3.1 and 
Table 4.2. 
Table 4.2  Current Regulator Parameters 
Parameter Value 
Proportional gain w/o lead 𝑘𝑘𝑝𝑝𝐼𝐼 = 5.54 
Proportional and lead gains @𝝎𝝎𝒏𝒏𝑪𝑪𝑮𝑮 = 𝟑𝟑𝟐𝟐𝟑𝟑𝟐𝟐𝟏𝟏𝟏𝟏 rad/s, 𝝃𝝃𝑪𝑪𝑮𝑮 = 𝟏𝟏.𝟒𝟒𝟏𝟏𝟒𝟒, 𝑳𝑳𝒃𝒃𝒃𝒃 = 𝟑𝟑.𝟏𝟏 kHz �𝑘𝑘𝑝𝑝𝐼𝐼 = 11.58𝑘𝑘𝐿𝐿 = 0.561  
Proportional gain with Smith Predictor @𝑳𝑳𝒃𝒃𝒃𝒃 = 𝟑𝟑.𝟏𝟏 kHz 𝑘𝑘𝑝𝑝𝐼𝐼 = 12.6 
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A simple P controller for the inner current loop, with decoupling transfer function 
𝐺𝐺𝑑𝑑𝑏𝑏𝑐𝑐(𝑧𝑧) = 1 (see Fig. 4.1) and the discrete‐time model based on (4.7) are considered, 
as shown in the block diagram of Fig. 4.16. 
ILαβ (z)ILαβ (z)+
-
*
kpI  z
-1
n1 +        e-ξω  T sin(ωdΤ − φ ) z -1
ωn
ωd
nCf
ωn
ωd
2
e-ξω  T sin(ωdΤ ) z -1
 
Fig. 4.16.  Block diagram for design the inner current loop, including the lag introduced 
by computational delay 
The closed loop transfer function of the inner current loop in Fig. 4.16 is 
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽(𝑧𝑧)
𝒌𝒌𝐿𝐿𝛼𝛼𝛽𝛽
∗ (𝑧𝑧) = 𝑘𝑘𝑝𝑝𝐼𝐼𝑓𝑓𝑧𝑧2 − 𝑅𝑅𝑧𝑧 + 𝑘𝑘𝑝𝑝𝐼𝐼𝑓𝑓. (4.13) 
where 𝑓𝑓 = 𝐶𝐶𝑏𝑏 𝜔𝜔𝑛𝑛2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 𝐺𝐺𝑖𝑖𝑠𝑠(𝜔𝜔𝑑𝑑𝑇𝑇) ;𝑅𝑅 = −𝜔𝜔𝑛𝑛𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 𝐺𝐺𝑖𝑖𝑠𝑠(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙). 
For the system parameters in Table 3.1, the root locus is shown in Fig. 4.17. It can 
be stated that, because of the delay, there is a limitation in the gain to achieve system 
dynamics with enough damping. There are two poles and just one variable (𝑘𝑘𝑝𝑝𝐼𝐼) that 
can change their locations. It is clear that it is not possible to place the roots at any 
desired location. The designed gain to achieve a damping of ξ = 0.707 is 𝑘𝑘𝑝𝑝𝐼𝐼 = 5.54, 
as presented in Table 4.2. 
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Fig. 4.17.  Root locus of open loop transfer function in Fig. 4.16 including the lag 
introduced by PWM update 
To widen the system bandwidth and still achieve a reasonable damped closed loop 
response, it is possible to design a lead compensator as shown in Fig. 4.18, also referred 
to as ‘Delay prediction and Feedback’ [52]. 
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Fig. 4.18.  Block diagram for design the inner current loop, including the lag introduced 
by computational delay, and the model of the lead compensator 
The closed loop transfer function becomes 
𝒌𝒌𝑘𝑘𝛼𝛼𝛼𝛼(𝑧𝑧)
𝒌𝒌𝑘𝑘𝛼𝛼𝛼𝛼
∗ (𝑧𝑧) = 𝑘𝑘𝑅𝑅𝐼𝐼𝑓𝑓(𝑧𝑧 + 𝑘𝑘𝑘𝑘)(𝑧𝑧 − 𝑅𝑅) + 𝑘𝑘𝑅𝑅𝐼𝐼𝑓𝑓, (4.14) 
where 𝑘𝑘𝐿𝐿 is the lead compensator gain. The poles of this transfer function must 
satisfy the relationship 
𝑧𝑧2 − (𝑅𝑅1 + 𝑅𝑅2)𝑧𝑧 + 𝑅𝑅1𝑅𝑅2 = 𝑧𝑧2 + (𝑘𝑘𝐿𝐿 − 𝑅𝑅)𝑧𝑧 − 𝑘𝑘𝐿𝐿𝑅𝑅 + 𝑘𝑘𝑝𝑝𝐼𝐼𝑓𝑓, (4.15) 
where 𝑅𝑅1,𝑅𝑅2 are the desired pole locations, defined as 
𝑅𝑅1,2 = 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝐶𝐶𝑘𝑘𝑇𝑇𝐺𝐺[cos (𝜔𝜔𝑇𝑇𝐶𝐶𝑘𝑘𝑇𝑇𝐺𝐺) ± 𝑗𝑗𝐺𝐺𝑖𝑖𝑠𝑠(𝜔𝜔𝑇𝑇𝐶𝐶𝑘𝑘𝑇𝑇𝐺𝐺)],    𝜔𝜔𝑇𝑇𝐶𝐶𝑘𝑘 = 𝜔𝜔𝑠𝑠𝐶𝐶𝑘𝑘�1 − 𝜉𝜉𝐶𝐶𝑘𝑘2 . (4.16) 
Solving the system leads to 
�
𝑘𝑘𝐿𝐿 = 𝑅𝑅 − (𝑅𝑅1 + 𝑅𝑅2)
𝑘𝑘𝑝𝑝𝐼𝐼 = (𝑅𝑅1𝑅𝑅2 + 𝑘𝑘𝐿𝐿𝑅𝑅)/𝑓𝑓. (4.17) 
For the case 𝜔𝜔𝑖𝑖𝐶𝐶𝐿𝐿 = 2𝜋𝜋2400 𝑅𝑅𝑅𝑅𝑇𝑇/𝐺𝐺 and 𝜉𝜉𝐶𝐶𝐿𝐿 = 0.707, the poles are located at 
𝑅𝑅1,2 = 0.166 ± 𝑗𝑗0.301 and the bandwidth of the system is 𝑓𝑓𝑏𝑏𝑠𝑠 = 3.1 𝑘𝑘𝑚𝑚𝑧𝑧. The 
controller and lead compensator gains are presented in Table 4.2. The resulting root 
locus with the lead compensator is shown in Fig. 4.19. The poles locations are more 
on the left compared to the previous case in Fig. 4.17, which means the system is faster 
[37]. Therefore, the proposed technique provides a wider bandwidth for the same 
damping factor. 
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Fig. 4.19.  Root locus of the open loop transfer function in Fig. 4.18 including the lag 
introduced by PWM update, with the lead compensator: 𝑘𝑘𝐿𝐿 = 0.561 
As shown in Fig. 4.20, the system with the lead compensator is much more damped 
around the desired bandwidth. 
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Fig. 4.20.  Frequency response analysis with/without lead compensator, 𝑘𝑘𝐿𝐿 = 0.561 
The sensitivity to changes in the plant parameters is investigated. The system is 
less sensitive to variations of the Equivalent Series Resistance (ESR) of the inductor 
(see Fig. 4.21) than to changes in the inductance value. The eigenvalue migration as 
the inductance value changes is shown in Fig. 4.22. 
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Fig. 4.21.  Eigenvalue migration as a 
function of variation in 𝑅𝑅𝑟𝑟𝑚𝑚𝑡𝑡𝑏𝑏𝑑𝑑 = 0.1 𝛺𝛺 → 𝑅𝑅 =2 𝛺𝛺 Fig. 4.22.  Eigenvalue migration as a function of variation in 𝑘𝑘 = 0.9 𝑚𝑚𝑚𝑚 →2𝑘𝑘𝑟𝑟𝑚𝑚𝑡𝑡𝑏𝑏𝑑𝑑 = 3.6 𝑚𝑚𝑚𝑚 
Another technique aimed at widening the bandwidth of the current regulator while 
still achieving good dynamic properties is based on the Smith Predictor structure [145]. 
The basic idea is to build a parallel model which cancels the system delay (see Fig. 
4.23). In this way, the design of the controller can be performed using the un‐delayed 
model of the plant. Robustness issues must be considered with this method. If there is 
any model error, especially in the delay itself, the Smith predictor can degrade the 
system performance. These aspects are verified in the experiments by changing the 
predicted values of the plant and computation delay. 
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Fig. 4.23.  Block diagram for design the inner current loop, including the lag introduced 
by PWM update, and the model of the Smith Predictor 
According to Fig. 4.23, the following relationship can be derived 
�𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝑧𝑧)𝑧𝑧−1𝐺𝐺𝑃𝑃(𝑧𝑧) − 𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝑧𝑧)𝑧𝑧−1𝐺𝐺�𝑃𝑃(𝑧𝑧)� + 𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝑧𝑧)𝐺𝐺�𝑃𝑃(𝑧𝑧) = 𝒌𝒌�𝐿𝐿𝛼𝛼𝛽𝛽(𝑧𝑧) → 
𝑽𝑽𝑖𝑖𝛼𝛼𝛽𝛽(𝑧𝑧)�𝑧𝑧−1𝐺𝐺𝑃𝑃(𝑧𝑧) + 𝐺𝐺�𝑃𝑃(𝑧𝑧)(1 − 𝑧𝑧−1)� = 𝒌𝒌�𝐿𝐿𝛼𝛼𝛽𝛽(𝑧𝑧). (4.18) 
Since 
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𝑽𝑽𝑖𝑖𝛼𝛼𝛼𝛼(𝑧𝑧) = �𝒌𝒌𝑘𝑘𝛼𝛼𝛼𝛼∗ (𝑧𝑧) − 𝒌𝒌�𝑘𝑘𝛼𝛼𝛼𝛼(𝑧𝑧)�𝑘𝑘𝑝𝑝𝐼𝐼. (4.19) 
Substituting (4.19) in (4.18) leads to 
�𝒌𝒌𝑘𝑘𝛼𝛼𝛼𝛼
∗ (𝑧𝑧) − 𝒌𝒌�𝑘𝑘𝛼𝛼𝛼𝛼(𝑧𝑧)��𝑧𝑧−1𝐺𝐺𝑃𝑃(𝑧𝑧) + 𝐺𝐺�𝑃𝑃(𝑧𝑧)(1 − 𝑧𝑧−1)�𝑘𝑘𝑝𝑝𝐼𝐼 = 𝒌𝒌�𝐿𝐿𝛼𝛼𝛽𝛽(𝑧𝑧). (4.20) 
By rearranging 
𝒌𝒌�𝑘𝑘𝛼𝛼𝛼𝛼(𝑧𝑧)
𝒌𝒌𝑘𝑘𝛼𝛼𝛼𝛼
∗ (𝑧𝑧) = 𝑘𝑘𝑝𝑝𝐼𝐼𝐺𝐺𝑃𝑃(𝑧𝑧)𝑧𝑧−1 + 𝑘𝑘𝑝𝑝𝐼𝐼𝐺𝐺�𝑃𝑃(𝑧𝑧) − 𝑘𝑘𝑝𝑝𝐼𝐼𝐺𝐺�𝑃𝑃(𝑧𝑧)𝑧𝑧−11 + 𝑘𝑘𝑝𝑝𝐼𝐼𝐺𝐺𝑃𝑃(𝑧𝑧)𝑧𝑧−1 + 𝑘𝑘𝑝𝑝𝐼𝐼𝐺𝐺�𝑃𝑃(𝑧𝑧) − 𝑘𝑘𝑝𝑝𝐼𝐼𝐺𝐺�𝑃𝑃(𝑧𝑧)𝑧𝑧−1. (4.21) 
If 𝐺𝐺𝑃𝑃(𝑧𝑧) = 𝐺𝐺�𝑃𝑃(𝑧𝑧), (4.21) simplifies to 
𝒌𝒌𝑘𝑘𝛼𝛼𝛼𝛼(𝑧𝑧)
𝒌𝒌𝑘𝑘𝛼𝛼𝛼𝛼
∗ (𝑧𝑧) = 𝑘𝑘𝑝𝑝𝐼𝐼𝐺𝐺𝑃𝑃(𝑧𝑧)1 + 𝑘𝑘𝑝𝑝𝐼𝐼𝐺𝐺𝑃𝑃(𝑧𝑧). (4.22) 
As a consequence, the design of the controller can be performed using the un‐
delayed model of the plant. 
The root locus of the system is shown in Fig. 4.24. In particular, the closed‐loop 
pole corresponding to 𝑓𝑓𝑏𝑏𝑠𝑠 = 3.1 𝑘𝑘𝑚𝑚𝑧𝑧 is highlighted and the correspondent gain is 
reported also in Table 4.2. 
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Fig. 4.24.  Root locus of open loop transfer function in Fig. 4.23 including the lag 
introduced by PWM update, with the Smith Predictor 
Since the un‐delayed model of the plant is considered, the design is made for a 
first‐order system. For the same damping the system response can be made faster than 
the model with the lead compensator, as can be seen by the step response in Fig. 4.25. 
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Fig. 4.25.  Step response with the lead compensator (𝑘𝑘𝐿𝐿 = 0.561) and the Smith predictor 
for 𝑓𝑓𝑏𝑏𝑠𝑠 = 3.1 𝑘𝑘𝑚𝑚𝑧𝑧 
4.4 Voltage Regulator Design 
The same methodology discussed in Section 3.6 is applied to design the voltage loop. 
However, as the effects of the delays are well compensated with the proposed P + 
Smith predictor for the inner controller, a wide bandwidth with wide stability margins 
is achieved. This allows the selection of a low outer over inner bandwidth ratio. 
According to [192] the minimum ratio is chosen and thus the voltage regulator is 
designed for around 700 Hz of bandwidth. Accordingly, the voltage regulator control 
parameters are shown in Table 4.3. 
Table 4.3  Voltage Regulator Control Parameters 
Parameter Value 
Proportional gain 𝑘𝑘𝑝𝑝𝑝𝑝 = 0.2  
                              @50Hz 𝑘𝑘𝑖𝑖𝑝𝑝,1 = 126 𝜑𝜑1 = 3.3° 
Integral gains and lead 
angles 
@250Hz 𝑘𝑘𝑖𝑖𝑝𝑝,5 = 15 𝜑𝜑5 = 37° 
@350Hz 𝑘𝑘𝑖𝑖𝑝𝑝,7 = 15 𝜑𝜑7 = 44° 
In Fig. 4.26 the Nyquist diagram of the system in Fig. 4.1 with the parameters of 
Table 4.2 is shown. The inverse of the sensitivity peak, i.e. 𝜂𝜂, is almost equal to 0.8 at 
no‐load condition with all the harmonic resonators activated. It must be noted the 
harmonic resonators at 5th and 7th do not intersect the unit circle since the voltage loop 
bandwidth is set much higher than the highest harmonic order resonant filter. 
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Fig. 4.26.  Nyquist diagram of the system at no‐load condition (command tracking of the 
reference voltage) 
4.5 Anti‐Wind Up Scheme 
A discrete anti‐wind up scheme must be implemented to avoid the saturation of the 
integral term in the voltage regulator. No anti‐wind up scheme is needed for the current 
loop since a P controller is used as regulator. The anti‐wind up scheme, which is based 
on a feedback implementation of inverse dynamics [193], is shown in Fig. 4.27 [145]. 
With this technique, the bounded signals can drive the states in any condition, i.e. also 
during demanding transients and saturation of the integral term. This represents a 
major advantage compared to usual anti‐wind up implementations [194], e.g. the 
‘frozen’ scheme [52]. 
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Fig. 4.27.  Anti‐wind up scheme based on a feedback implementation of inverse dynamics 
According to [145], the controller 𝐶𝐶(𝐺𝐺) should be: i) biproper, i.e. zero relative 
degree between the transfer function numerator and denominator, and ii) minimum 
phase. If this is the case, the controller can be split into a direct feedthrough term (𝐶𝐶∞) 
and a strictly proper transfer function 𝐶𝐶̅(𝐺𝐺) 
𝐶𝐶(𝐺𝐺) = 𝐶𝐶∞ + 𝐶𝐶̅(𝐺𝐺). (4.23) 
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For the particular case of an ideal PR controller 
𝐶𝐶∞ = 𝑘𝑘𝑝𝑝𝑝𝑝;        𝐶𝐶̅(𝐺𝐺) = 𝑘𝑘𝑖𝑖𝑝𝑝,1 𝐺𝐺𝐺𝐺2 + 𝜔𝜔𝑜𝑜2 (4.24) 
𝐶𝐶(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝑝𝑝 + 𝑘𝑘𝑖𝑖𝑝𝑝,1 𝐺𝐺𝐺𝐺2 + 𝜔𝜔𝑜𝑜2. (4.25) 
In normal operation (𝑢𝑢𝑏𝑏𝑖𝑖𝑖𝑖 < 𝑢𝑢�(𝑅𝑅) < 𝑢𝑢𝑏𝑏𝑚𝑚𝑚𝑚), the closed loop transfer function 
(within the dotted line in Fig. 4.27) is equal to 𝐶𝐶(𝐺𝐺). During saturation, the input to the 
controller states is bounded. 
As the anti‐wind up scheme is implemented in the discrete‐time domain, the 
following implementation issue, not recognizable in the s‐domain, must be considered. 
In general, the discrete‐time implementation of the feedback path in normal operation 
(without the saturation block) takes the form in Fig. 4.28. 
+
-
E(z) U(z)
b0 + b1z-1+b2z-2
1 + a1z-1+a2z-2
kp
 
Fig. 4.28.  Anti-wind up scheme based on inverse state feedback dynamics: discrete-time 
representation 
If 𝑓𝑓0 ≠ 0, an algebraic loop arises, which means that this anti‐wind up strategy 
cannot be implemented in real time. This is directly related to the discretization method 
used for 𝐶𝐶̅(𝐺𝐺). 
A possibility to avoid the algebraic loop can be to use as discretization methods 
Zero‐Order Hold (ZOH), Forward Euler (FE) or Zero‐Pole Matching (ZPM), which 
assure 𝑓𝑓0 = 0. As an example, the transfer function in the feedback path in Fig. 4.27, 
takes the form in Table 4.4 for ZPM and Impulse Invariant. This latter cannot be used 
otherwise an algebraic loop arises, even though it is usually recommended for direct 
implementations [184]. In fact, the term −𝑘𝑘𝑖𝑖𝑝𝑝,1/𝑘𝑘𝑝𝑝𝑝𝑝𝑇𝑇𝑠𝑠𝑐𝑐𝐼𝐼𝐺𝐺 (𝜑𝜑1) in Table 4.4 implies 
𝑦𝑦(𝑘𝑘) = 𝑓𝑓[𝑥𝑥(𝑘𝑘)], being 𝑦𝑦(𝑘𝑘) and 𝑥𝑥(𝑘𝑘) the output and the input at the generic sampling 
instant 𝑘𝑘𝑇𝑇𝑠𝑠, respectively. 
Table 4.4  Discretization of the feedback path in the anti‐wind up scheme of Fig. 4.27 
Discretization 
method {[𝑪𝑪(𝑯𝑯)]−𝟏𝟏 − 𝒌𝒌𝒌𝒌𝑽𝑽−𝟏𝟏} 
Impulse 
Invariant 
−
𝑘𝑘𝑖𝑖𝑝𝑝,1
𝑘𝑘𝑝𝑝𝑝𝑝
𝑇𝑇𝑠𝑠 cos(𝜑𝜑1) +𝑘𝑘𝑖𝑖𝑝𝑝,1𝑘𝑘𝑝𝑝𝑝𝑝 𝑇𝑇𝑠𝑠cos (𝜑𝜑1 − 𝜔𝜔1𝑇𝑇𝑠𝑠)𝑧𝑧−1
�𝑘𝑘𝑝𝑝𝑝𝑝 + 𝑘𝑘𝑖𝑖𝑝𝑝,1𝑇𝑇𝑠𝑠 cos(𝜑𝜑1)� − �2𝑘𝑘𝑝𝑝𝑝𝑝 cos(𝜔𝜔1𝑇𝑇𝑠𝑠) + 𝑘𝑘𝑖𝑖𝑝𝑝,1𝑇𝑇𝑠𝑠 cos(𝜑𝜑1 − 𝜔𝜔1𝑇𝑇𝑠𝑠)�𝑧𝑧−1 + 𝑘𝑘𝑝𝑝𝑝𝑝𝑧𝑧−2 
Zero‐Pole 
Matching 
−
𝑘𝑘𝑖𝑖𝑝𝑝,1
𝑘𝑘𝑝𝑝𝑝𝑝
𝐾𝐾𝑑𝑑𝑧𝑧
−1 + 𝑘𝑘𝑖𝑖𝑝𝑝,1𝑘𝑘𝑝𝑝𝑝𝑝 𝐾𝐾𝑑𝑑𝑘𝑘tan(𝜑𝜑1)𝜔𝜔1𝑇𝑇𝑠𝑠𝑧𝑧−2
𝑘𝑘𝑝𝑝𝑝𝑝 − �2𝑘𝑘𝑝𝑝𝑝𝑝 cos(𝜔𝜔1𝑇𝑇𝑠𝑠) − 𝑘𝑘𝑖𝑖𝑝𝑝,1𝐾𝐾𝑑𝑑�𝑧𝑧−1 + �𝑘𝑘𝑝𝑝𝑝𝑝 − 𝑘𝑘𝑖𝑖𝑝𝑝,1𝐾𝐾𝑑𝑑𝑘𝑘tan(𝜑𝜑1)𝜔𝜔1𝑇𝑇𝑠𝑠�𝑧𝑧−2 
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In case FE is used as discretization method, the performance of the voltage 
controller is degraded since zero steady‐state error is not achieved [184]. This can be 
seen in Fig. 4.29, where the frequency response of the controller discretized with these 
methods is shown. The gain at the resonant frequency is no more infinite if FE is used 
as discretization method. 
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Fig. 4.29.  Frequency response of the resonant controller using ZOH, ZPM and FE 
The resulting implementation with ZOH or ZPM avoids wind up after saturation, 
and algebraic loops without losing any basic feature of the PR control during normal 
operation. 
Moreover, in order to get an even more damped step response during transients 
[66], which corresponds to a lower gain at the resonant frequency, the following 
implementation is proposed. Firstly, the coefficients 𝑅𝑅1 and 𝑅𝑅2 are determined by 
discretization of �𝐶𝐶(𝐺𝐺)−1 − 𝑘𝑘𝑝𝑝−1�, using ZOH for discretization in order to get an 
implementation that avoids algebraic loop. With reference to Fig. 4.28, the following 
is derived 
�𝐸𝐸(𝑧𝑧) − 𝑈𝑈(𝑧𝑧) 𝑓𝑓1𝑧𝑧−1 + 𝑓𝑓2𝑧𝑧−21 + 𝑅𝑅1𝑧𝑧−1 + 𝑅𝑅2𝑧𝑧−2� 𝑘𝑘𝑝𝑝 = 𝑈𝑈(𝑧𝑧) → 
𝐸𝐸(𝑧𝑧)𝑘𝑘𝑝𝑝(1 + 𝑅𝑅1𝑧𝑧−1 + 𝑅𝑅2𝑧𝑧−2) − 𝑈𝑈(𝑧𝑧)𝑘𝑘𝑝𝑝(𝑓𝑓1𝑧𝑧−1 + 𝑓𝑓2𝑧𝑧−2)= 𝑈𝑈(𝑧𝑧)(1 + 𝑅𝑅1𝑧𝑧−1 + 𝑅𝑅2𝑧𝑧−2) → 
𝐸𝐸(𝑧𝑧)𝑘𝑘𝑝𝑝(1 + 𝑅𝑅1𝑧𝑧−1 + 𝑅𝑅2𝑧𝑧−2) = 𝑈𝑈(𝑧𝑧)�1 + �𝑅𝑅1 + 𝑓𝑓1𝑘𝑘𝑝𝑝�𝑧𝑧−1 + �𝑅𝑅2 + 𝑓𝑓2𝑘𝑘𝑝𝑝�𝑧𝑧−2� → 
𝑈𝑈(𝑧𝑧)
𝐸𝐸(𝑧𝑧) = 𝑘𝑘𝑝𝑝𝑝𝑝(1 + 𝑅𝑅1𝑧𝑧−1 + 𝑅𝑅2𝑧𝑧−2)1 + �𝑅𝑅1 + 𝑓𝑓1𝑘𝑘𝑝𝑝𝑝𝑝�𝑧𝑧−1 + �𝑅𝑅2 + 𝑓𝑓2𝑘𝑘𝑝𝑝𝑝𝑝�𝑧𝑧−2 ≡ 𝐾𝐾(𝑧𝑧). (4.26) 
After discretization, some errors arise at the placement of the resonant frequency. 
For this reason, the 𝑓𝑓1 and 𝑓𝑓2 coefficients should be re‐calculated such that the inverse 
dynamics implementation matches the desired resonant frequency. 𝐾𝐾(𝑧𝑧) has an ideal 
resonance at the resonant frequency 𝜔𝜔1 if 
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�
𝑅𝑅1 + 𝑓𝑓1𝑘𝑘𝑝𝑝 = −2cos (𝜔𝜔1𝑇𝑇𝑠𝑠)
𝑅𝑅2 + 𝑓𝑓2𝑘𝑘𝑝𝑝 = 1 . (4.27) 
Solving the system of equations, the new coefficients 𝑓𝑓1′  and 𝑓𝑓2′  to be used instead 
of 𝑓𝑓1 and 𝑓𝑓2 coefficients are derived 
𝑓𝑓1
′ = −2 𝑐𝑐𝐼𝐼𝐺𝐺(𝜔𝜔1𝑇𝑇𝑠𝑠) − 𝑅𝑅1
𝑘𝑘𝑝𝑝
. (4.28) 
𝑓𝑓2
′ = 1 − 𝑅𝑅2
𝑘𝑘𝑝𝑝
. (4.29) 
This implementation provides zero steady‐state error and a damped response after 
transients. This little elaborated alternative has been found to provide more damped 
responses. 
In the next section, the robustness of the controllers designed is verified via 
extensive experimental results performing step responses and step load changes with 
resistive and nonlinear loads. 
4.6 Experimental Results 
4.6.1 Current Loop Only 
The same test bed used for testing the architecture in Fig. 2.1 is used to validate the 
theoretical analysis presented in the previous paragraphs. The LC filter parameters and 
operational information are shown in Table 3.1 in Chapter 3. In all the tests voltage 
decoupling is performed as shown in Fig. 4.1. 
In order to compare the current loop performance with/without lead compensator 
schemes and Smith Predictor in terms of dynamic response, a step change of the 
inductor current is performed. As already explained with reference to P controller in 
Section 3.7.2.2, in order to achieve approximately zero steady‐state error with different 
control structures, the reference is multiplied by a constant, which is equivalent to 
multiply by a gain the closed‐loop transfer function of the inductor current. The 
dynamics of the system with the current loop only, i.e. voltage loop disabled and 
current reference generated manually, are not affected by this gain, which is also 
significantly lower as the bandwidth is widen. 
For the case with the proportional gain only (see Fig. 4.16), the step response is 
degraded as 𝑘𝑘𝑝𝑝𝐼𝐼 is increased [see Fig. 4.30(a) and Fig. 4.30(b)].  
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5 A/diviα* 
iα 5 A/div
ierr 2 A/div
(a) 
5 A/diviα* 
iα 5 A/div
ierr 2 A/div
(b) 
Fig. 4.30.  Step response, reference (5 A/div), real (5 A/div) and inductor current error 
(2 A/div) (α‐axis), time scale (200 µs/div): (a) P controller, 𝑘𝑘𝑝𝑝𝐼𝐼 = 5.54; (b) P controller, 
𝑘𝑘𝑝𝑝𝐼𝐼 = 11.58 
This result also shows that due to additional losses the setup has more damping 
than expected. In Fig. 4.30(b) the step response is even less damped and more 
oscillatory for 𝑘𝑘𝑝𝑝𝐼𝐼 = 11.58. It is clear that there is a limitation in the achievable 
bandwidth due to the system delays. 
If the control structure with a lead compensator is used (see Fig. 4.18), the 
bandwidth can be increased in comparison to the case with just a P controller for the 
same 𝑘𝑘𝑝𝑝𝐼𝐼 value, without degrading the dynamic performance.  
5 A/diviα* 
iα 5 A/div
ierr 2 A/div
 
(a) 
5 A/diviα* 
iα 5 A/div
ierr 2 A/div
 
(b) 
Fig. 4.31.  Step response, reference (5 A/div), real (5 A/div) and inductor current error 
(2 A/div) (α‐axis) , time scale (200 µs/div): (a) P controller + lead compensator, 𝑘𝑘𝑝𝑝𝐼𝐼 =11.58, 𝑘𝑘𝐿𝐿 = 0.561; (b) P controller + Smith Predictor, 𝑘𝑘𝑝𝑝𝐼𝐼 = 12.6 
The step response for 𝑓𝑓𝑏𝑏𝑠𝑠 = 3.1 kHz, to which corresponds 𝑘𝑘𝑝𝑝𝐼𝐼 = 11.58, is less 
oscillatory than the result in Fig. 4.30(b), as shown in Fig. 4.31(a). The step response 
is even faster if the Smith predictor, designed for the same bandwidth, is used to 
perform the test [see Fig. 4.31(b)]. The main reason is due to the fact that the Smith 
predictor produces a system similar to a first order one. These results are in accordance 
with the step responses shown in Section 4.4 in Fig. 4.25. 
The sensitivity to changes in the predicted parameters values is verified. For this 
purpose, the predicted inductor value 𝑘𝑘𝑆𝑆𝑃𝑃 is set twice the rated value [see Fig. 4.32(a)]. 
The predicted ESR of the inductor 𝑅𝑅𝑆𝑆𝑃𝑃 is increased by ten times [see Fig. 4.32(b)]. The 
Smith Predictor is almost insensitive to changes in 𝑅𝑅𝑆𝑆𝑃𝑃, while is more dependent on 
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𝑘𝑘𝑆𝑆𝑃𝑃. Nevertheless, even with huge variations in these parameters, the step response has 
an acceptable behaviour. The predicted computation delay 𝑇𝑇𝑑𝑑𝑆𝑆𝑃𝑃 is changed to 0.5𝑇𝑇𝑠𝑠 
and 2𝑇𝑇𝑠𝑠, as can be seen in Fig. 4.32(c) and Fig. 4.32(d). The system becomes more 
oscillatory during transients, in particular if 𝑇𝑇𝑑𝑑𝑆𝑆𝑃𝑃 is higher than the real computation 
delay. Anyway, the sensitivity to system delays is a quite an artificial test, since in 
practice computation and PWM delays are well-known parameters. 
5 A/diviα* 
iα 5 A/div
ierr 2 A/div
 
(a) 
5 A/diviα* 
iα 5 A/div
ierr 2 A/div
 
(b) 
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iα 5 A/div
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(c) 
5 A/diviα* 
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(d) 
Fig. 4.32.  Sensitivity analysis on predicted plant values for the Smith predictor ‐ 
reference (5 A/div), real (5 A/div) and inductor current error (2 A/div) (α‐axis) , time scale 
(200 µs/div): (a) 𝑘𝑘𝑆𝑆𝑃𝑃 = 1.2𝑘𝑘𝑆𝑆𝑃𝑃,𝑟𝑟𝑚𝑚𝑡𝑡𝑏𝑏𝑑𝑑; (b) 𝑅𝑅𝑆𝑆𝑃𝑃 = 10𝑅𝑅𝑆𝑆𝑃𝑃,𝑟𝑟𝑚𝑚𝑡𝑡𝑏𝑏𝑑𝑑; (c) 𝑇𝑇𝑑𝑑,𝑆𝑆𝑃𝑃 = 0.5𝑇𝑇𝑑𝑑,𝑆𝑆𝑃𝑃,𝑟𝑟𝑚𝑚𝑡𝑡𝑏𝑏𝑑𝑑; (d) 
𝑇𝑇𝑑𝑑,𝑆𝑆𝑃𝑃 = 2𝑇𝑇𝑑𝑑,𝑆𝑆𝑃𝑃,𝑟𝑟𝑚𝑚𝑡𝑡𝑏𝑏𝑑𝑑 
4.6.2 Voltage and Current Loops 
A P controller with Smith Predictor is chosen as current regulator because 
computation and PWM delays are well‐known deterministic parameters in this 
application and hence, this current controller is suitable to be used as inner current 
loop. For this reason all the following results (from Fig. 4.33 to Fig. 4.37) regarding 
the voltage loop are obtained with voltage decoupling, P + Smith Predictor as current 
regulator and the anti‐wind up scheme proposed in the previous section. The 
parameters of the system are presented in Table 3.1. 
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Fig. 4.33 Linear step load changing (0 – 100%): (a) reference (200 V/div), real (200 
V/div) and capacitor voltage error (50 V/div) (α-axis), time scale (4 ms/div); (b) Dynamic 
characteristics according to IEC 62040 standard for linear loads: overvoltage (𝒗𝒗𝒙𝒙𝝎𝝎𝒗𝒗 > 𝟏𝟏) 
and undervoltage (𝒗𝒗𝒙𝒙𝝎𝝎𝒗𝒗 < 𝟏𝟏) 
In Fig. 4.33(a) a 100% linear step load change is shown, using just the regulator at 
fundamental. The results obtained are compared to the envelope of the voltage 
deviation vdev as reported in the IEC 62040 standard for UPS systems [see Fig. 
4.33(b)]. It can be seen that the system reaches steady‐state in less than half a cycle 
after the load step change. The dynamic response is within the limits imposed by the 
standard. 
A diode bridge rectifier with an LC output filter supplying a resistive load is used 
as nonlinear load. Its parameters are presented in Table 3.1. A 100% nonlinear step 
load change is performed with and without the harmonic compensators (HC) tuned at 
5th and 7th harmonics. The results are in accordance with the standard IEC 62040 even 
for linear loads, as can be seen in Fig. 4.34(b) and Fig. 4.35(b). It is clear in Fig. 4.35(b) 
the benefits of using HCs in decreasing the steady‐state error. 
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(b) 
Fig. 4.34 Nonlinear step load changing (0 – 100%) without HC: (a) reference (200 
V/div), real (200 V/div) and capacitor voltage error (50 V/div) (α-axis), time scale (10 
ms/div); (b) Dynamic characteristics according to IEC 62040 standard for linear and 
nonlinear loads: overvoltage (𝒗𝒗𝒙𝒙𝝎𝝎𝒗𝒗 > 𝟏𝟏) and undervoltage (𝒗𝒗𝒙𝒙𝝎𝝎𝒗𝒗 < 𝟏𝟏) 
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Fig. 4.35.  Nonlinear step load changing (0 – 100%) with HC at 5th and 7th harmonics: (a) 
reference (200 V/div), real (200 V/div) and capacitor voltage error (50 V/div) (α‐axis), time 
scale (10 ms/div); (b) Dynamic characteristics according to IEC 62040 standard for linear 
and nonlinear loads: overvoltage (𝑣𝑣𝑑𝑑𝑏𝑏𝑖𝑖 > 0) and undervoltage (𝑣𝑣𝑑𝑑𝑏𝑏𝑖𝑖 < 0) 
To verify the attenuation of tripled harmonics, a 100% nonlinear unbalance (one 
phase open) step load change is performed, using the harmonic compensator at 
fundamental only. The response is again still in the boundaries imposed by linear loads 
[see Fig. 4.36(a)]. The FFT results in Fig. 4.36(b) show the mitigation of the 3rd 
harmonic component by a large extent, even with just the fundamental resonator. 
These results show the benefits of wide bandwidth for the voltage loop, possible to 
achieve with the design of the inner current loop based on Smith predictor. 
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Fig. 4.36.  Unbalance nonlinear step load changing (0 – 100%): (a) Dynamic 
characteristics according to IEC 62040 standard for linear and nonlinear loads: overvoltage 
(𝑣𝑣𝑑𝑑𝑏𝑏𝑖𝑖 > 0) and undervoltage (𝑣𝑣𝑑𝑑𝑏𝑏𝑖𝑖 < 0) without HC; (b) FFT of the capacitor voltage 
In order to show the performance of the anti‐wind up implementation, a saturated 
control action (current reference) along with results of a step change from rated load 
to overload conditions and vice versa are shown in Fig. 4.37(a) and Fig. 4.37(b). The 
current limiter is set at 8 A as well as the saturation blocks in the anti‐wind up scheme. 
It can be noted the output of the integral is bounded because of the anti‐wind up scheme 
implemented. 
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Fig. 4.37.  Linear step load changing (100% - 950% and viceversa) - integral output 
(100 V/div), real capacitor voltage (200 V/div) and real inductor current (5 A/div) (α-axis), 
time scale (20 ms/div): (a) from rated load (68 Ω) to overload conditions (7.2 Ω); (b) from 
overload conditions (7.2 Ω) to rated load (68 Ω) 
4.7 Discrete-Time Domain Modelling – Conclusive 
Considerations 
For what concerns the control of power converters working in standalone applications, 
state‐feedback decoupling permits better dynamic response to be achieved. In this 
context, the model derived directly in the discrete‐time domain allows a clear 
representation of the limitations introduced by computation and PWM delays when 
state feedback voltage decoupling is performed. 
The simulation results validate the discrete‐time model developed, which allows 
access to the internal states of the system. In order to enhance the current controller 
dynamics, a P controller with a lead compensator and Smith Predictor are implemented 
and compared. The implementation based on Smith Predictor has been shown to 
provide the fastest response to changes in the reference inductor current, allowing the 
current loop bandwidth to be widened while still preserving good dynamic properties. 
The wider inner current control bandwidth permits the bandwidth of the voltage loop 
to be widened as well. 
As the dynamics of the voltage loop are enhanced, an anti‐wind up scheme 
becomes even more important. The proposed design in the discrete‐time domain of the 
anti‐wind up scheme based on a feedback implementation of inverse dynamics avoids 
algebraic loops, which could arise depending on the discretization method employed. 
The overall design provides good performance both in steady‐state and transient 
conditions. More specifically, the requirements during transient imposed by the UPS 
standard IEC 62040 are verified according to the design proposed for the current and 
voltage regulators. Moreover, when a balanced or even unbalanced nonlinear load is 
supplied, the dynamic response is within the standards imposed to linear loads with 
just the compensator tuned at fundamental frequency. 
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5 Conclusions and Future Research 
Activities 
5.1 Conclusions 
The effect of state feedback coupling on the dynamics performance of current and 
voltage regulators for standalone microgrids/UPS systems has been investigated. The 
benefits of applying capacitor voltage decoupling are motivated by the higher damping 
of the system, almost zero steady‐state error, when a P controller is used for the current 
loop and independence from the load impedance. 
The computation and PWM delays are the main responsible to limit the bandwidth 
that can be achieved by the current regulator. Even if the system delays are not 
compensated on the decoupling path (nonideal voltage decoupling), the system shows 
a higher damping than without decoupling. Further improvements can be obtained by 
introducing a lead‐lag filter in the decoupling path. 
Among the PR regulator structures investigated, Complex vector PR controller, 
which is stable only if voltage decoupling is performed, shows the lowest sensitivity 
to integral gain and frequency deviations, thus it should be preferred in microgrid 
applications. 
A design methodology for PR voltage regulators based on a lead compensator 
structure is provided, according to the proposed inner current controller. Its effect is 
reflected in the Nyquist trajectories calculated for the voltage loop, and hence affects 
the selection of controller gains. 
A practical design methodology to select the minimum value of the fundamental 
resonant gain is also proposed. The solution devised provides good performance both 
in steady‐state and transients. More specifically, the requirements during transient 
imposed by the UPS standard IEC 62040 are verified according to the design proposed 
for the current and voltage regulators. The dynamic response is even within the 
standards for linear loads in case the 5th and 7th harmonic compensators are activated 
together with the fundamental gains, when a diode bridge rectifier is supplied. The 
design is validated even in case of parallel droop-controlled power converters with 
unbalance in supply and virtual impedance for proper current sharing. 
160
161 
 
The exact model derived in the discrete‐time domain of an LC filter allows a better 
representation of the limitations introduced by computation and PWM delays when 
state feedback voltage decoupling is performed. 
In order to enhance the current controller dynamics, a P controller with a lead 
compensator and Smith Predictor are implemented and compared. The implementation 
based on Smith Predictor has been shown to provide the fastest response to changes in 
the reference inductor current, allowing the current loop bandwidth to be widened 
while still preserving good dynamic properties. The wider inner current control 
bandwidth permits, in particular, the increase of the voltage loop bandwidth. The 
systematic design methodology based on Nyquist criterion allows the identification of 
the phase-leading angles values as well as the gains at each harmonic frequency. 
As the dynamics of the voltage loop are faster, an anti‐wind up scheme becomes 
even more important. The proposed design in the discrete‐time domain of the anti‐
wind up scheme avoids algebraic loops, which could arise depending on the 
discretization method. 
The overall solution provides good performance both in steady‐state and 
transients. Again, the requirements during transient imposed by the UPS standard IEC 
62040 are verified according to the design proposed for the current and voltage 
regulators. The dynamic response is even within the standards imposed to linear loads 
with just the compensator tuned at the fundamental frequency, when a balanced or 
unbalanced diode bridge rectifier is supplied. 
5.2 Future Research Activities 
Further analysis can be performed starting from the system architecture addressed in 
this thesis. Specifically, the following activities could be of interest for future research 
activities: 
• In the present work only state feedback cross-coupling decoupling has been 
considered as active control action. Disturbance input decoupling represents a 
valid alternative to achieve better dynamics performance of the regulators. 
Further research activities aimed at the comparison of these two control 
techniques, taking into account the limitation introduced by computation and 
PWM delays, would represent a step ahead in present research. 
 
• Further techniques aimed at widening the current loop while preserving good 
dynamic performance can be proposed based on the exact model of the LC filter 
in the discrete-time domain. 
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• Further analysis on the voltage loop design can be performed using as reference 
the Nyquist criterion. In this sense, the effect on the dynamic performance of 
setting the trajectories of the resonant regulators parallel to the imaginary axis 
can be investigated. This technique has already been implemented with success 
for the current loop design of grid-connected VSIs. 
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Appendix 
Section A 
In this section the difference equations using the forward and backward Euler, the 
impulse invariant, and the Tustin with frequency prewarping discretization methods 
for nonideal PR, ideal PR and Complex Vector PR regulators of Chapter 3 are reported. 
The coefficients derived allow their implementation in C‐code, e.g. via S‐function in 
Simulink environment. 
A.1 Ideal PR 
The transfer function of ideal PR is 
𝐺𝐺(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝐼𝐼 + 2𝑘𝑘𝑖𝑖𝐼𝐼 𝐺𝐺𝐺𝐺2 + (ℎ𝑓𝑓1)2 = 𝑘𝑘𝑝𝑝𝐼𝐼 + 2𝑘𝑘𝑖𝑖𝐼𝐼𝑅𝑅1(𝐺𝐺) 
𝑌𝑌(𝑧𝑧) = 𝑘𝑘𝑝𝑝𝐼𝐼𝑋𝑋(𝑧𝑧) + 2𝑘𝑘𝑖𝑖𝐼𝐼𝑅𝑅1(𝑧𝑧)𝑋𝑋(𝑧𝑧), (A.1) 
being X(z) and Y(z) the input and output of the transfer function in the discrete‐
time domain. 
A.1.1 Structures with Two Integrators: Forward and Backward Euler 
This structure is characterized by the following transfer function in the z‐domain 
𝐺𝐺(𝑧𝑧) = 𝑘𝑘𝑝𝑝ℎ + 2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠(𝑧𝑧−1 − 𝑧𝑧−2)1 + 𝑧𝑧−1(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) + 𝑧𝑧−2. 
This implies 
𝑌𝑌(𝑧𝑧) = �𝑘𝑘𝑝𝑝ℎ + 2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠(𝑧𝑧−1 − 𝑧𝑧−2)1 + 𝑧𝑧−1(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) + 𝑧𝑧−2� 𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧) = �𝑘𝑘𝑝𝑝ℎ[1 + 𝑧𝑧−1(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) + 𝑧𝑧−2] + 2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠(𝑧𝑧−1 − 𝑧𝑧−2)1 + 𝑧𝑧−1(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) + 𝑧𝑧−2 �𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧)[1 + 𝑧𝑧−1(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) + 𝑧𝑧−2]= �𝑘𝑘𝑝𝑝ℎ[1 + 𝑧𝑧−1(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) + 𝑧𝑧−2] + 2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠(𝑧𝑧−1 − 𝑧𝑧−2)�𝑋𝑋(𝑧𝑧) 
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𝑌𝑌(𝑧𝑧) + (ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2)𝑌𝑌(𝑧𝑧)𝑧𝑧−1 + 𝑌𝑌(𝑧𝑧)𝑧𝑧−2= �𝑘𝑘𝑝𝑝ℎ+𝑘𝑘𝑝𝑝ℎ𝑧𝑧−1(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) + 𝑘𝑘𝑝𝑝ℎ𝑧𝑧−2 + 2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠(𝑧𝑧−1
− 𝑧𝑧−2)�𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧) + (ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2)𝑌𝑌(𝑧𝑧)𝑧𝑧−1 + 𝑌𝑌(𝑧𝑧)𝑧𝑧−2= 𝑘𝑘𝑝𝑝ℎ𝑋𝑋(𝑧𝑧) + 𝑘𝑘𝑝𝑝ℎ(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2)𝑋𝑋(𝑧𝑧)𝑧𝑧−1 + 𝑘𝑘𝑝𝑝ℎ𝑋𝑋(𝑧𝑧)𝑧𝑧−2+ 2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠𝑋𝑋(𝑧𝑧)𝑧𝑧−1 − 2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠𝑋𝑋(𝑧𝑧)𝑧𝑧−2 
𝑌𝑌(𝑧𝑧) = −(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2)𝑌𝑌(𝑧𝑧)𝑧𝑧−1 − 𝑌𝑌(𝑧𝑧)𝑧𝑧−2 + 𝑘𝑘𝑝𝑝ℎ𝑋𝑋(𝑧𝑧)+ �𝑘𝑘𝑝𝑝ℎ(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) + 2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠�𝑋𝑋(𝑧𝑧)𝑧𝑧−1+ [𝑘𝑘𝑝𝑝ℎ − 2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠]𝑋𝑋(𝑧𝑧)𝑧𝑧−2 
Substituting for the k‐th sampling instant 
𝑦𝑦(𝑧𝑧) = −(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2)𝑦𝑦(𝑘𝑘 − 1) − 𝑦𝑦(𝑘𝑘 − 2) + 𝑘𝑘𝑝𝑝ℎ𝑥𝑥(𝑘𝑘)+ �𝑘𝑘𝑝𝑝ℎ(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) + 2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠�𝑥𝑥(𝑘𝑘 − 1) + �𝑘𝑘𝑝𝑝ℎ − 2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠�𝑥𝑥(𝑘𝑘
− 2) 
𝑦𝑦(𝑘𝑘) = 𝑅𝑅1𝑦𝑦(𝑘𝑘 − 1) + 𝑅𝑅2𝑦𝑦(𝑘𝑘 − 2) + 𝑓𝑓1𝑥𝑥(𝑘𝑘) + 𝑓𝑓2𝑥𝑥(𝑘𝑘 − 1) + 𝑓𝑓3𝑥𝑥(𝑘𝑘 − 2) 
Being 
𝑅𝑅1 = −(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) 
𝑅𝑅2 = −1 
𝑓𝑓1 = 𝑘𝑘𝑝𝑝ℎ 
𝑓𝑓2 = 𝑘𝑘𝑝𝑝ℎ(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) + 2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠 
𝑓𝑓3 = 𝑘𝑘𝑝𝑝ℎ − 2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠 
A.1.2 Impulse Invariant 
According to Table 3.4 
𝑅𝑅1(𝑧𝑧) = 𝑇𝑇𝑠𝑠𝑠𝑠 1 − 𝑧𝑧−1cos (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)1 − 2𝑧𝑧−1 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) + 𝑧𝑧−2 
With reference to the integral part of (A.1) 
164
165 
 
𝑌𝑌(𝑧𝑧) = 𝑘𝑘𝑖𝑖𝐼𝐼𝑅𝑅1(𝑧𝑧)𝑋𝑋(𝑧𝑧) = 𝑘𝑘𝑖𝑖𝐼𝐼𝑇𝑇𝑠𝑠𝑠𝑠 1 − 𝑧𝑧−1cos (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)1 − 2𝑧𝑧−1 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) + 𝑧𝑧−2 𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧)[1 − 2𝑧𝑧−1 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) + 𝑧𝑧−2] = 𝑘𝑘𝑖𝑖𝐼𝐼𝑇𝑇𝑠𝑠𝑠𝑠[1 − 𝑧𝑧−1cos (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)]𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧) = 2 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)𝑌𝑌(𝑧𝑧)𝑧𝑧−1 − 𝑌𝑌(𝑧𝑧)𝑧𝑧−2 + 𝑘𝑘𝑖𝑖𝐼𝐼𝑇𝑇𝑠𝑠𝑠𝑠𝑋𝑋(𝑧𝑧)
− 𝑘𝑘𝑖𝑖𝐼𝐼𝑇𝑇𝑠𝑠𝑠𝑠cos (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)𝑋𝑋(𝑧𝑧)𝑧𝑧−1 
Substituting for the k‐th sampling instant 
𝑦𝑦(𝑘𝑘) = 2 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)𝑦𝑦(𝑘𝑘 − 1) − 𝑦𝑦(𝑘𝑘 − 2) + 𝑘𝑘𝑖𝑖𝐼𝐼𝑇𝑇𝑠𝑠𝑠𝑠𝑥𝑥(𝑘𝑘)
− 𝑘𝑘𝑖𝑖𝐼𝐼𝑇𝑇𝑠𝑠𝑠𝑠cos (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)𝑥𝑥(𝑘𝑘 − 1) 
𝑦𝑦(𝑘𝑘) = 𝑅𝑅1𝑦𝑦(𝑘𝑘 − 1) + 𝑅𝑅2𝑦𝑦(𝑘𝑘 − 2) + 𝑓𝑓1𝑥𝑥(𝑘𝑘) + 𝑓𝑓2𝑥𝑥(𝑘𝑘 − 1) 
Being 
𝑅𝑅1 = 2 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) 
𝑅𝑅2 = −1 
𝑓𝑓1 = 𝑘𝑘𝑖𝑖𝐼𝐼𝑇𝑇𝑠𝑠𝑠𝑠 
𝑓𝑓2 = −𝑘𝑘𝑖𝑖𝐼𝐼𝑇𝑇𝑠𝑠𝑠𝑠cos (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) 
A.1.3 Tustin with Frequency Prewarping 
According to Table 3.4 
𝑅𝑅1(𝑧𝑧) = sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)2ℎ𝑓𝑓1 1 − 𝑧𝑧−21 − 2𝑧𝑧−1 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) + 𝑧𝑧−2 
With reference to the integral part of (A.1) 
𝑌𝑌(𝑧𝑧) = 𝑘𝑘𝑖𝑖𝐼𝐼𝑅𝑅1(𝑧𝑧)𝑋𝑋(𝑧𝑧) = 𝑘𝑘𝑖𝑖𝐼𝐼 sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)2ℎ𝑓𝑓1 1 − 𝑧𝑧−21 − 2𝑧𝑧−1 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) + 𝑧𝑧−2 𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧)2ℎ𝑓𝑓1[1 − 2𝑧𝑧−1 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) + 𝑧𝑧−2] = 𝑘𝑘𝑖𝑖𝐼𝐼sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)[1 − 𝑧𝑧−2]𝑋𝑋(𝑧𝑧) 2ℎ𝑓𝑓1𝑌𝑌(𝑧𝑧) − 2 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) 2ℎ𝑓𝑓1𝑌𝑌(𝑧𝑧)𝑧𝑧−1 + 2ℎ𝑓𝑓1𝑌𝑌(𝑧𝑧)𝑧𝑧−2= 𝑘𝑘𝑖𝑖𝐼𝐼sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)𝑋𝑋(𝑧𝑧) − 𝑘𝑘𝑖𝑖𝐼𝐼sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)𝑧𝑧−2𝑋𝑋(𝑧𝑧) 
165
166 
 
𝑌𝑌(𝑧𝑧) = 2 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) 2ℎ𝑓𝑓12ℎ𝑓𝑓1 𝑌𝑌(𝑧𝑧)𝑧𝑧−1 + −2ℎ𝑓𝑓12ℎ𝑓𝑓1 𝑌𝑌(𝑧𝑧)𝑧𝑧−2 + 𝑘𝑘𝑖𝑖𝐼𝐼sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)2ℎ𝑓𝑓1 𝑋𝑋(𝑧𝑧)+ −𝑘𝑘𝑖𝑖𝐼𝐼sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)
2ℎ𝑓𝑓1
𝑧𝑧−2𝑋𝑋(𝑧𝑧) 
Substituting for the k‐th sampling instant 
𝑦𝑦(𝑘𝑘) = 2 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) 2ℎ𝑓𝑓12ℎ𝑓𝑓1 𝑦𝑦(𝑘𝑘 − 1) + −2ℎ𝑓𝑓12ℎ𝑓𝑓1 𝑦𝑦(𝑘𝑘 − 2) + 𝑘𝑘𝑖𝑖𝐼𝐼 sin(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)2ℎ𝑓𝑓1 𝑥𝑥(𝑘𝑘)+ −𝑘𝑘𝑖𝑖𝐼𝐼 sin(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)
2ℎ𝑓𝑓1
𝑥𝑥(𝑘𝑘 − 2) 
𝑦𝑦(𝑘𝑘) = 𝑅𝑅1𝑦𝑦(𝑘𝑘 − 1) + 𝑅𝑅2𝑦𝑦(𝑘𝑘 − 2) + 𝑓𝑓1𝑥𝑥(𝑘𝑘) + 𝑓𝑓2𝑥𝑥(𝑘𝑘 − 2) 
Being 
𝑅𝑅1 = 2 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) 
𝑅𝑅2 = −1 
𝑓𝑓1 = 2𝑘𝑘𝑖𝑖𝐼𝐼𝑇𝑇𝑠𝑠𝑠𝑠 
𝑓𝑓2 = −2𝑘𝑘𝑖𝑖𝐼𝐼𝑇𝑇𝑠𝑠𝑠𝑠cos (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) 
A.2 Nonideal PR 
The transfer function of nonideal PR is 
𝐺𝐺(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝐼𝐼 + 2𝑘𝑘𝑖𝑖𝐼𝐼𝑓𝑓𝑐𝑐𝐺𝐺𝐺𝐺2 + 2𝑓𝑓𝑐𝑐𝐺𝐺 + (ℎ𝑓𝑓1)2 = 𝑘𝑘𝑝𝑝𝐼𝐼 + 2𝑘𝑘𝑖𝑖𝐼𝐼𝑓𝑓𝑐𝑐𝑅𝑅1(𝐺𝐺) 
𝑌𝑌(𝑧𝑧) = 𝑘𝑘𝑝𝑝𝐼𝐼𝑋𝑋(𝑧𝑧) + 2𝑘𝑘𝑖𝑖𝐼𝐼𝑓𝑓𝑐𝑐𝑅𝑅1(𝑧𝑧)𝑋𝑋(𝑧𝑧) (A.2) 
A.1.2 Structures with Two Integrators: Forward and Backward Euler 
Starting from G(s), by multiplying and dividing by 1/s2 the resonant term 
𝐺𝐺(𝐺𝐺) = 𝑘𝑘𝑝𝑝ℎ + 2𝑘𝑘𝑖𝑖ℎ𝑓𝑓𝑐𝑐 1𝐺𝐺1 + 2𝑓𝑓𝑐𝑐 1𝐺𝐺 + ℎ2𝑓𝑓12 1𝐺𝐺2 
By definition, it occurs to substitute s with the following expressions 
Forward Euler: s = 1−z−1
z−1Tsw
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167 
 
Backward Euler: s = 1−z−1
Tsw
 
𝐺𝐺(𝑧𝑧) = 𝑘𝑘𝑝𝑝ℎ + 2𝑘𝑘𝑖𝑖ℎ𝑓𝑓𝑐𝑐 𝑧𝑧−1𝑇𝑇𝑠𝑠𝑠𝑠1 − 𝑧𝑧−11 + 2𝑓𝑓𝑐𝑐 𝑧𝑧−1𝑇𝑇𝑠𝑠𝑠𝑠1 − 𝑧𝑧−1 + ℎ2𝑓𝑓12 𝑇𝑇𝑠𝑠𝑠𝑠1 − 𝑧𝑧−1 𝑧𝑧−1𝑇𝑇𝑠𝑠𝑠𝑠1 − 𝑧𝑧−1 
𝐺𝐺(𝑧𝑧) = 𝑘𝑘𝑝𝑝ℎ + 2𝑘𝑘𝑖𝑖ℎ𝑓𝑓𝑐𝑐𝑧𝑧−1𝑇𝑇𝑠𝑠𝑠𝑠(1 − 𝑧𝑧−1)(1 − 𝑧𝑧−1)2 + 2𝑓𝑓𝑐𝑐𝑧𝑧−1𝑇𝑇𝑠𝑠𝑠𝑠(1 − 𝑧𝑧−1) + 𝑧𝑧−1ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2  
𝐺𝐺(𝑧𝑧) = 𝑘𝑘𝑝𝑝ℎ + 2𝑘𝑘𝑖𝑖ℎ𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠(𝑧𝑧−1 − 𝑧𝑧−2)1 − 2𝑧𝑧−1 + 𝑧𝑧−2 + 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠(𝑧𝑧−1 − 𝑧𝑧−2) + 𝑧𝑧−1ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2  
𝐺𝐺(𝑧𝑧) = 𝑘𝑘𝑝𝑝ℎ + 2𝑘𝑘𝑖𝑖ℎ𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠(𝑧𝑧−1 − 𝑧𝑧−2)1 + 𝑧𝑧−1(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2+2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠) + 𝑧𝑧−2(1 − 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠) 
Substituting in (A.2) 
𝑌𝑌(𝑧𝑧) = �𝑘𝑘𝑝𝑝ℎ + 2𝑘𝑘𝑖𝑖ℎ𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠(𝑧𝑧−1 − 𝑧𝑧−2)1 + 𝑧𝑧−1(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2+2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠) + 𝑧𝑧−2(1 − 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠)� 𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧)[1 + 𝑧𝑧−1(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2+2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠) + 𝑧𝑧−2(1 − 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠)]= �𝑘𝑘𝑝𝑝ℎ + 𝑘𝑘𝑝𝑝ℎ𝑧𝑧−1(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2 + 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠) + 𝑘𝑘𝑝𝑝ℎ𝑧𝑧−2(1 − 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠)+ 2𝑘𝑘𝑖𝑖ℎ𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠(𝑧𝑧−1 − 𝑧𝑧−2)�𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧) + (ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2 + 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠)𝑌𝑌(𝑧𝑧)𝑧𝑧−1 + (1 − 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠)𝑌𝑌(𝑧𝑧)𝑧𝑧−2= 𝑘𝑘𝑝𝑝ℎ𝑋𝑋(𝑧𝑧) + 𝑘𝑘𝑝𝑝ℎ(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2 + 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠)𝑋𝑋(𝑧𝑧)𝑧𝑧−1+ 𝑘𝑘𝑝𝑝ℎ(1 − 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠)𝑋𝑋(𝑧𝑧)𝑧𝑧−2 + 2𝑘𝑘𝑖𝑖ℎ𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠𝑋𝑋(𝑧𝑧)𝑧𝑧−1
− 2𝑘𝑘𝑖𝑖ℎ𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠𝑋𝑋(𝑧𝑧)𝑧𝑧−2 
𝑌𝑌(𝑧𝑧) = −(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2 + 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠)𝑌𝑌(𝑧𝑧)𝑧𝑧−1 − (1 − 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠)𝑌𝑌(𝑧𝑧)𝑧𝑧−2 + 𝑘𝑘𝑝𝑝ℎ𝑋𝑋(𝑧𝑧)+ �𝑘𝑘𝑝𝑝ℎ(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2 + 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠) + 2𝑘𝑘𝑖𝑖ℎ𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠�𝑋𝑋(𝑧𝑧)𝑧𝑧−1+ �𝑘𝑘𝑝𝑝ℎ(1 − 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠) − 2𝑘𝑘𝑖𝑖ℎ𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠�𝑋𝑋(𝑧𝑧)𝑧𝑧−2 
Substituting for the k‐th sampling instant, the difference equation is 
𝑦𝑦(𝑘𝑘) = 𝑅𝑅1𝑦𝑦(𝑘𝑘 − 1) + 𝑅𝑅2𝑦𝑦(𝑘𝑘 − 2) + 𝑓𝑓1𝑥𝑥(𝑘𝑘) + 𝑓𝑓2𝑥𝑥(𝑘𝑘 − 1) + 𝑓𝑓3𝑥𝑥(𝑘𝑘 − 2) 
Being 
𝑅𝑅1 = −(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2 + 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠) 
167
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𝑅𝑅2 = −(1 − 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠) 
𝑓𝑓1 = 𝑘𝑘𝑝𝑝ℎ 
𝑓𝑓2 = 𝑘𝑘𝑝𝑝ℎ(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2 + 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠) + 2𝑘𝑘𝑖𝑖ℎ𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠 
𝑓𝑓3 = 𝑘𝑘𝑝𝑝ℎ(1 − 2𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠) − 2𝑘𝑘𝑖𝑖ℎ𝑓𝑓𝑐𝑐𝑇𝑇𝑠𝑠𝑠𝑠 
A.2.2 Tustin with Frequency Prewarping 
By definition, it occurs to substitute the variable s in R1(s) 
𝑅𝑅1(𝑧𝑧) = � 𝐺𝐺𝐺𝐺2 + 2𝑓𝑓𝑐𝑐𝐺𝐺 + ℎ2𝑓𝑓12�𝑠𝑠= ℎ𝑠𝑠1
tan �ℎ𝑠𝑠1𝑇𝑇𝑠𝑠2 �(1−𝑧𝑧−1)(1+𝑧𝑧−1)
 
𝑅𝑅1(𝑧𝑧) =
ℎ𝑓𝑓1tan �𝑓𝑓1𝑇𝑇𝑠𝑠2 � (1 − 𝑧𝑧−1)(1 + 𝑧𝑧−1)
�
ℎ𝑓𝑓1tan �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠2 � (1 − 𝑧𝑧−1)(1 + 𝑧𝑧−1)�
2 + 2𝑓𝑓𝑐𝑐 ℎ𝑓𝑓1tan �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠2 � (1 − 𝑧𝑧−1)(1 + 𝑧𝑧−1) + ℎ2𝑓𝑓12
 
Rearranging 
𝑅𝑅1(𝑧𝑧) = 1ℎ𝑓𝑓1 tan �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠2 � (1 − 𝑧𝑧
−1)(1 + 𝑧𝑧−1)
�
(1 − 𝑧𝑧−1)2(1 + 𝑧𝑧−1)2 + tan �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠2 � 2𝑓𝑓𝑐𝑐(1 − 𝑧𝑧−1)ℎ𝑓𝑓1(1 + 𝑧𝑧−1) + tan2 �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠2 �� 
By multiplying and dividing by (1 + z−1)2 
𝑅𝑅1(𝑧𝑧)= 1
ℎ𝑓𝑓1
tan �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠2 � (1 − 𝑧𝑧−1)(1 + 𝑧𝑧−1)
�(1 − 𝑧𝑧−1)2 + tan �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠2 �2𝑓𝑓𝑐𝑐(1 − 𝑧𝑧−1)(1 + 𝑧𝑧−1)ℎ𝑓𝑓1 + tan2 �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠2 � (1 + 𝑧𝑧−1)2� 
After some mathematical passages 
𝑅𝑅1(𝑧𝑧)= sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)
2ℎ𝑓𝑓1
1 − 𝑧𝑧−2
�sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)𝑓𝑓𝑐𝑐(1 − 𝑧𝑧−2)ℎ𝑓𝑓1 + 1 + 2𝑧𝑧−1 �1 − 2cos2 �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠2 �� + 𝑧𝑧−2� 
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Since cos �a
2
� = �1+cos (a)
2
, it comes: − cos(a) = 1 − 2 cos2(a
2
) 
𝑅𝑅1(𝑧𝑧) = sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)2ℎ𝑓𝑓1 1 − 𝑧𝑧−2�sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)𝑓𝑓𝑐𝑐(1 − 𝑧𝑧−2)ℎ𝑓𝑓1 + 1 − 2𝑧𝑧−1cos (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) + 𝑧𝑧−2� 
𝑅𝑅1(𝑧𝑧)= sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)
2ℎ𝑓𝑓1
1 − 𝑧𝑧−2
��1 + sin(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1� − 2cos (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)𝑧𝑧−1 + �1 − sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1� 𝑧𝑧−2� 
This implies 
𝑌𝑌(𝑧𝑧) = 2𝑘𝑘𝑖𝑖𝐼𝐼𝑓𝑓𝑐𝑐𝑅𝑅1(𝑧𝑧)𝑋𝑋(𝑧𝑧) = 
𝑌𝑌(𝑧𝑧)= 𝑘𝑘𝑖𝑖𝐼𝐼𝑓𝑓𝑐𝑐 sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)ℎ𝑓𝑓1 1 − 𝑧𝑧−2��1 + sin(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1� − 2cos (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)𝑧𝑧−1 + �1 − sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1� 𝑧𝑧−2�𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧)ℎ𝑓𝑓1 ��1 + sin(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1� − 2cos (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)𝑧𝑧−1 + �1 − sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1� 𝑧𝑧−2�= 𝑘𝑘𝑖𝑖𝐼𝐼𝑓𝑓𝑐𝑐𝐺𝐺𝑖𝑖𝑠𝑠 (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)(1 − 𝑧𝑧−2)𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧)ℎ𝑓𝑓1 �1 + sin(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1� − 2cos (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)ℎ𝑓𝑓1𝑌𝑌(𝑧𝑧)𝑧𝑧−1+ �1 − sin(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1� ℎ𝑓𝑓1𝑌𝑌(𝑧𝑧)𝑧𝑧−2= 𝑘𝑘𝑖𝑖𝐼𝐼𝑓𝑓𝑐𝑐𝐺𝐺𝑖𝑖𝑠𝑠 (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)𝑋𝑋(𝑧𝑧) − 𝑘𝑘𝑖𝑖𝐼𝐼𝑓𝑓𝑐𝑐𝐺𝐺𝑖𝑖𝑠𝑠 (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)𝑋𝑋(𝑧𝑧)𝑧𝑧−2 
𝑌𝑌(𝑧𝑧) = 2cos (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)ℎ𝑓𝑓1
ℎ𝑓𝑓1 �1 + sin(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1�𝑌𝑌(𝑧𝑧)𝑧𝑧−1 −
�1 − sin(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1� ℎ𝑓𝑓1
ℎ𝑓𝑓1 �1 + sin(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1�𝑌𝑌(𝑧𝑧)𝑧𝑧−2+ 𝑘𝑘𝑖𝑖𝐼𝐼𝑓𝑓𝑐𝑐𝐺𝐺𝑖𝑖𝑠𝑠 (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)
ℎ𝑓𝑓1 �1 + sin(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1�𝑋𝑋(𝑧𝑧)
−
𝑘𝑘𝑖𝑖𝐼𝐼𝑓𝑓𝑐𝑐𝐺𝐺𝑖𝑖𝑠𝑠 (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)
ℎ𝑓𝑓1 �1 + sin(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1�𝑋𝑋(𝑧𝑧)𝑧𝑧−2 
Substituting for the k‐th sampling instant 
𝑦𝑦(𝑘𝑘) = 𝑅𝑅1𝑦𝑦(𝑘𝑘 − 1) + 𝑅𝑅2𝑦𝑦(𝑘𝑘 − 2) + 𝑓𝑓1𝑥𝑥(𝑘𝑘) + 𝑓𝑓2𝑥𝑥(𝑘𝑘 − 2) 
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Being 
𝑅𝑅1 = 2𝑐𝑐𝐼𝐼𝐺𝐺 (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)ℎ𝑓𝑓1
ℎ𝑓𝑓1 �1 + 𝐺𝐺𝑖𝑖𝑠𝑠(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1� 
𝑅𝑅2 = −ℎ𝑓𝑓1 �1 − 𝐺𝐺𝑖𝑖𝑠𝑠(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1�
ℎ𝑓𝑓1 �1 + 𝐺𝐺𝑖𝑖𝑠𝑠(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1� 
𝑓𝑓1 = 𝑘𝑘𝑖𝑖𝐼𝐼𝑓𝑓𝑐𝑐𝐺𝐺𝑖𝑖𝑠𝑠 (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)
ℎ𝑓𝑓1 �1 + 𝐺𝐺𝑖𝑖𝑠𝑠(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 𝑓𝑓𝑐𝑐ℎ𝑓𝑓1� 
𝑓𝑓2 = −𝑓𝑓1 
A.3 Complex Vector PR 
The transfer function of Complex Vector PR is 
𝐺𝐺(𝐺𝐺) = 𝑘𝑘𝑝𝑝𝐼𝐼 𝐺𝐺2𝐺𝐺2 + (ℎ𝑓𝑓1)2 + 2𝑘𝑘𝑖𝑖𝐼𝐼 𝐺𝐺𝐺𝐺2 + (ℎ𝑓𝑓1)2 = 𝑘𝑘𝑝𝑝𝐼𝐼𝑅𝑅2(𝐺𝐺) + 2𝑘𝑘𝑖𝑖𝐼𝐼𝑅𝑅1(𝐺𝐺) 
𝑌𝑌(𝑧𝑧) = 𝑘𝑘𝑝𝑝𝐼𝐼𝑅𝑅2(𝑧𝑧)𝑋𝑋(𝑧𝑧) + 2𝑘𝑘𝑖𝑖𝐼𝐼𝑅𝑅1(𝑧𝑧)𝑋𝑋(𝑧𝑧) (A.3) 
A.3.1 Structures with Two Integrators: Forward and Backward Euler 
This structure is characterized by the following transfer function in the z‐domain 
𝑌𝑌(𝑧𝑧) = 𝐺𝐺(𝑧𝑧)𝑋𝑋(𝑧𝑧) 
𝐺𝐺(𝑧𝑧) = 𝑘𝑘𝑝𝑝ℎ + 𝑧𝑧−1�2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠 − 2𝑘𝑘𝑝𝑝ℎ� − 𝑧𝑧−2(2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠 − 𝑘𝑘𝑝𝑝ℎ)1 + 𝑧𝑧−1(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) + 𝑧𝑧−2  
𝑌𝑌(𝑧𝑧) = 𝑘𝑘𝑝𝑝ℎ + 𝑧𝑧−1�2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠 − 2𝑘𝑘𝑝𝑝ℎ� − 𝑧𝑧−2(2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠 − 𝑘𝑘𝑝𝑝ℎ)1 + 𝑧𝑧−1(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) + 𝑧𝑧−2 𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧)[1 + 𝑧𝑧−1(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) + 𝑧𝑧−2]= �𝑘𝑘𝑝𝑝ℎ + 𝑧𝑧−1�2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠 − 2𝑘𝑘𝑝𝑝ℎ� − 𝑧𝑧−2(2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠 − 𝑘𝑘𝑝𝑝ℎ)�𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧) + (ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2)𝑌𝑌(𝑧𝑧)𝑧𝑧−1 + 𝑌𝑌(𝑧𝑧)𝑧𝑧−2= 𝑘𝑘𝑝𝑝ℎ𝑋𝑋(𝑧𝑧) + �2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠 − 2𝑘𝑘𝑝𝑝ℎ�𝑋𝑋(𝑧𝑧)𝑧𝑧−1 − (2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠 − 𝑘𝑘𝑝𝑝ℎ)𝑋𝑋(𝑧𝑧)𝑧𝑧−2 
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𝑌𝑌(𝑧𝑧) = −(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2)𝑌𝑌(𝑧𝑧)𝑧𝑧−1 − 𝑌𝑌(𝑧𝑧)𝑧𝑧−2 + 𝑘𝑘𝑝𝑝ℎ𝑋𝑋(𝑧𝑧)+ �2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠 − 2𝑘𝑘𝑝𝑝ℎ�𝑋𝑋(𝑧𝑧)𝑧𝑧−1 − (2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠 − 𝑘𝑘𝑝𝑝ℎ)𝑋𝑋(𝑧𝑧)𝑧𝑧−2 
The difference equation is 
𝑦𝑦(𝑘𝑘) = 𝑅𝑅1𝑦𝑦(𝑘𝑘 − 1) + 𝑅𝑅2𝑦𝑦(𝑘𝑘 − 2) + 𝑓𝑓1𝑥𝑥(𝑘𝑘) + 𝑓𝑓2𝑥𝑥(𝑘𝑘 − 1) + 𝑓𝑓3𝑥𝑥(𝑘𝑘 − 2) 
Being 
𝑅𝑅1 = −(ℎ2𝑓𝑓12𝑇𝑇𝑠𝑠𝑠𝑠2 − 2) 
𝑅𝑅2 = −1 
𝑓𝑓1 = 𝑘𝑘𝑝𝑝ℎ 
𝑓𝑓2 = �2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠 − 2𝑘𝑘𝑝𝑝ℎ� 
𝑓𝑓3 = −(2𝑘𝑘𝐼𝐼ℎ𝑇𝑇𝑠𝑠𝑠𝑠 − 𝑘𝑘𝑝𝑝ℎ) 
A.3.2 Tustin with Frequency Prewarping 
With reference to the proportional part of (A.3) 
𝑅𝑅2(𝑧𝑧) = cos2 �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠2 � 1 − 2𝑧𝑧−1 + 𝑧𝑧−21 − 2𝑧𝑧−1 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) + 𝑧𝑧−2 
𝑌𝑌(𝑧𝑧) = 𝑘𝑘𝑝𝑝ℎ𝑅𝑅2(𝑧𝑧)𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧) = 𝑘𝑘𝑝𝑝ℎ cos2 �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠2 � 1 − 2𝑧𝑧−1 + 𝑧𝑧−21 − 2𝑧𝑧−1 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) + 𝑧𝑧−2 𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧)[1 − 2𝑧𝑧−1 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) + 𝑧𝑧−2] = 𝑘𝑘𝑝𝑝ℎ cos2 �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠2 � (1 − 2𝑧𝑧−1 + 𝑧𝑧−2)𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧) − 2 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)𝑌𝑌(𝑧𝑧)𝑧𝑧−1 + 𝑌𝑌(𝑧𝑧)𝑧𝑧−2= 𝑘𝑘𝑝𝑝ℎ cos2 �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠2 �𝑋𝑋(𝑧𝑧) − 2𝑘𝑘𝑝𝑝ℎ cos2 �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠2 �𝑋𝑋(𝑧𝑧)𝑧𝑧−1+ 𝑘𝑘𝑝𝑝ℎ cos2 �ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠2 �𝑋𝑋(𝑧𝑧)𝑧𝑧−2 
Since 𝑐𝑐𝐼𝐼𝐺𝐺 �𝑚𝑚
2
� = �1+𝑐𝑐𝑜𝑜𝑠𝑠 (𝑚𝑚)
2
, it comes:  𝑐𝑐𝐼𝐼𝐺𝐺2(𝑚𝑚
2
) = 1+𝑐𝑐𝑜𝑜𝑠𝑠 (𝑚𝑚)
2
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𝑌𝑌(𝑧𝑧) = 2 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠)𝑌𝑌(𝑧𝑧)𝑧𝑧−1 − 𝑌𝑌(𝑧𝑧)𝑧𝑧−2 + 𝑘𝑘𝑝𝑝ℎ �1 + 𝑐𝑐𝐼𝐼𝐺𝐺 (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)2 � 𝑋𝑋(𝑧𝑧)
− 2𝑘𝑘𝑝𝑝ℎ �1 + 𝑐𝑐𝐼𝐼𝐺𝐺 (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)2 � 𝑋𝑋(𝑧𝑧)𝑧𝑧−1+ 𝑘𝑘𝑝𝑝ℎ �1 + 𝑐𝑐𝐼𝐼𝐺𝐺 (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)2 �𝑋𝑋(𝑧𝑧)𝑧𝑧−2 
𝑦𝑦(𝑘𝑘) = 𝑅𝑅1𝑦𝑦(𝑘𝑘 − 1) + 𝑅𝑅2𝑦𝑦(𝑘𝑘 − 2) + 𝑓𝑓1𝑥𝑥(𝑘𝑘) + 𝑓𝑓2𝑥𝑥(𝑘𝑘 − 1) +  𝑓𝑓3𝑥𝑥(𝑘𝑘 − 2) 
Being 
𝑅𝑅1 = 2 𝑐𝑐𝐼𝐼𝐺𝐺(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠) 
𝑅𝑅2 = −1 
𝑓𝑓1 = 𝑘𝑘𝑝𝑝ℎ �1 + 𝑐𝑐𝐼𝐼𝐺𝐺 (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)2 � 
𝑓𝑓2 = −2𝑓𝑓1 
𝑓𝑓3 = 𝑓𝑓1 
With reference to the integral part of (A.3) 
𝑅𝑅1(𝑧𝑧) = sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)2ℎ𝑓𝑓1 1 − 𝑧𝑧−21 − 2𝑧𝑧−1 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) + 𝑧𝑧−2 
This implies 
𝑌𝑌(𝑧𝑧) = 2𝑘𝑘𝑖𝑖𝐼𝐼𝑅𝑅1(𝑧𝑧)𝑋𝑋(𝑧𝑧) = 2𝑘𝑘𝑖𝑖𝐼𝐼 sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)2ℎ𝑓𝑓1 1 − 𝑧𝑧−21 − 2𝑧𝑧−1 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) + 𝑧𝑧−2 𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧)2ℎ𝑓𝑓1[1 − 2𝑧𝑧−1 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) + 𝑧𝑧−2] = 2𝑘𝑘𝑖𝑖𝐼𝐼sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)[1 − 𝑧𝑧−2]𝑋𝑋(𝑧𝑧) 2ℎ𝑓𝑓1𝑌𝑌(𝑧𝑧) − 2 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) 2ℎ𝑓𝑓1𝑌𝑌(𝑧𝑧)𝑧𝑧−1 + 2ℎ𝑓𝑓1𝑌𝑌(𝑧𝑧)𝑧𝑧−2= 2𝑘𝑘𝑖𝑖𝐼𝐼sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)𝑋𝑋(𝑧𝑧) − 2𝑘𝑘𝑖𝑖𝐼𝐼sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)𝑧𝑧−2𝑋𝑋(𝑧𝑧) 
𝑌𝑌(𝑧𝑧) = 2 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) 2ℎ𝑓𝑓12ℎ𝑓𝑓1 𝑌𝑌(𝑧𝑧)𝑧𝑧−1 − 2ℎ𝑓𝑓12ℎ𝑓𝑓1 𝑌𝑌(𝑧𝑧)𝑧𝑧−2 + 2𝑘𝑘𝑖𝑖𝐼𝐼sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)2ℎ𝑓𝑓1 𝑋𝑋(𝑧𝑧)
−
2𝑘𝑘𝑖𝑖𝐼𝐼sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)
2ℎ𝑓𝑓1
𝑧𝑧−2𝑋𝑋(𝑧𝑧) 
𝑦𝑦(𝑘𝑘) = 𝑅𝑅1𝑦𝑦(𝑘𝑘 − 1) + 𝑅𝑅2𝑦𝑦(𝑘𝑘 − 2) + 𝑓𝑓1𝑥𝑥(𝑘𝑘) + 𝑓𝑓2𝑥𝑥(𝑘𝑘 − 2) 
Being 
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𝑅𝑅1 = 2 cos(ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠) 2ℎ𝑓𝑓12ℎ𝑓𝑓1  
𝑅𝑅2 = −2ℎ𝑓𝑓12ℎ𝑓𝑓1 
𝑓𝑓1 = 2𝑘𝑘𝑖𝑖𝐼𝐼sin (ℎ𝑓𝑓1𝑇𝑇𝑠𝑠𝑠𝑠)2ℎ𝑓𝑓1  
𝑓𝑓2 = −𝑓𝑓1 
Section B 
In this section the complete derivation of the discrete‐time model for an LC filter with 
manipulated inputs via latched interface is reported. In particular, the methodology 
explained in Chapter 4 is applied to derive the system shown in Fig. 4.2. The main 
equations are highlighted in red colour. 
1a. Ordinary Differential Equations of the system 
The differential equations of the system are here reported as in (4.2), neglecting the 
disturbance 𝑖𝑖𝑜𝑜(𝑅𝑅) 
⎩
⎪
⎨
⎪
⎧ 𝑇𝑇
𝑇𝑇𝑅𝑅
𝑣𝑣𝑐𝑐(𝑅𝑅) = 1𝐶𝐶𝑏𝑏 𝑖𝑖𝐿𝐿(𝑅𝑅)
𝑇𝑇
𝑇𝑇𝑅𝑅
𝑖𝑖𝐿𝐿(𝑅𝑅) = 1𝑘𝑘𝑏𝑏 [𝑣𝑣𝑖𝑖(𝑅𝑅) − 𝑅𝑅𝑖𝑖𝐿𝐿(𝑅𝑅) − 𝑣𝑣𝑐𝑐(𝑅𝑅)]. (B.1) 
The following parameters are defined, as reported in (4.5) and (4.8) 
𝜔𝜔𝑖𝑖
2 = 1
𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏
;    𝜉𝜉 = 12𝜔𝜔𝑖𝑖 𝑅𝑅𝑘𝑘𝑏𝑏 = 𝑅𝑅2 �𝐶𝐶𝑏𝑏𝑘𝑘𝑏𝑏 (B.2) 
𝜔𝜔𝑑𝑑 = 𝜔𝜔𝑖𝑖�1 − 𝜉𝜉2;   𝜙𝜙 = 𝑅𝑅𝑡𝑡−1 ��1 − 𝜉𝜉2𝜉𝜉 � (B.3) 
Substituting the first ODE in the second one and solving for 𝑣𝑣𝑖𝑖 = 𝑓𝑓(𝑣𝑣𝑐𝑐) leads to 
𝑣𝑣𝑖𝑖(𝑅𝑅) = 𝐶𝐶𝑏𝑏𝑘𝑘𝑏𝑏 𝑇𝑇𝑣𝑣𝑐𝑐2(𝑅𝑅)𝑇𝑇2𝑅𝑅 + 𝑅𝑅𝐶𝐶𝑏𝑏 𝑇𝑇𝑣𝑣𝑐𝑐(𝑅𝑅)𝑇𝑇𝑅𝑅 + 𝑣𝑣𝑐𝑐(𝑅𝑅) (B.4) 
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2a. Laplace Transform of differential equations 
Firstly, solve (B.4) for 𝑉𝑉𝑐𝑐(𝐺𝐺) = 𝑓𝑓(𝑉𝑉𝑖𝑖, 𝐼𝐼𝐿𝐿) to derive  
𝑉𝑉𝑖𝑖(𝐺𝐺) = 𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏[𝐺𝐺2𝑉𝑉𝑐𝑐(𝐺𝐺) − 𝐺𝐺𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) − ?̇?𝑣𝑐𝑐(𝑅𝑅 = 0)] + 𝑅𝑅𝐶𝐶𝑏𝑏[𝐺𝐺𝑉𝑉𝑐𝑐(𝐺𝐺) − 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)] +
𝑉𝑉𝑐𝑐(𝐺𝐺) →  
𝑉𝑉𝑖𝑖(𝐺𝐺) = �𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺2 + 𝑅𝑅𝐶𝐶𝑏𝑏𝐺𝐺 + 1�𝑉𝑉𝑐𝑐(𝐺𝐺) − 𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏[𝐺𝐺𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) + ?̇?𝑣𝑐𝑐(𝑅𝑅 = 0)] − 𝑅𝑅𝐶𝐶𝑏𝑏𝑣𝑣𝑐𝑐(𝑅𝑅 =0) →  
𝑉𝑉𝑖𝑖(𝐺𝐺) = 𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏 �𝐺𝐺2 + 𝐸𝐸𝐿𝐿𝑓𝑓 𝐺𝐺 + 1𝐿𝐿𝑓𝑓𝐶𝐶𝑓𝑓� 𝑉𝑉𝑐𝑐(𝐺𝐺) − 𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏[𝐺𝐺𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) + ?̇?𝑣𝑐𝑐(𝑅𝑅 = 0)] − 𝑅𝑅𝐶𝐶𝑏𝑏𝑣𝑣𝑐𝑐(𝑅𝑅 =0) →  
 
𝑉𝑉𝑖𝑖(𝐺𝐺) = �𝑠𝑠2+2𝜉𝜉𝜔𝜔𝑛𝑛𝑠𝑠+𝜔𝜔𝑛𝑛2𝜔𝜔𝑛𝑛2 � 𝑉𝑉𝑐𝑐(𝐺𝐺) − 1𝜔𝜔𝑛𝑛2 [𝐺𝐺𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) + ?̇?𝑣𝑐𝑐(𝑅𝑅 = 0)] − 2𝜉𝜉𝜔𝜔𝑛𝑛 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) →  
 
�
𝑠𝑠2+2𝜉𝜉𝜔𝜔𝑛𝑛𝑠𝑠+𝜔𝜔𝑛𝑛2
𝜔𝜔𝑛𝑛
2 � 𝑉𝑉𝑐𝑐(𝐺𝐺) = 𝑉𝑉𝑖𝑖(𝐺𝐺) + 1𝜔𝜔𝑛𝑛2 [𝐺𝐺𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) + ?̇?𝑣𝑐𝑐(𝑅𝑅 = 0)] + 2𝜉𝜉𝜔𝜔𝑛𝑛 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) →  
 
𝑉𝑉𝑐𝑐(𝐺𝐺) = 𝜔𝜔𝑖𝑖2𝐺𝐺2 + 2𝜉𝜉𝜔𝜔𝑖𝑖𝐺𝐺 + 𝜔𝜔𝑖𝑖2 �𝑉𝑉𝑖𝑖(𝐺𝐺) + 1𝜔𝜔𝑖𝑖2 [𝐺𝐺𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) + ?̇?𝑣𝑐𝑐(𝑅𝑅 = 0)] + 2𝜉𝜉𝜔𝜔𝑖𝑖 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)� (B.5) 
3a. Substituting 𝑽𝑽𝒌𝒌(𝟓𝟓) = 𝒗𝒗𝒌𝒌(𝒕𝒕 = 𝟏𝟏)/𝟓𝟓 (latch effect) in (B.5): 
Equation (4.3) is derived 
𝑉𝑉𝑐𝑐(𝐺𝐺) = 𝜔𝜔𝑖𝑖2𝐺𝐺2 + 2𝜉𝜉𝜔𝜔𝑖𝑖𝐺𝐺 + 𝜔𝜔𝑖𝑖2 �𝑣𝑣𝑖𝑖(𝑅𝑅 = 0) 1𝐺𝐺 + 1𝜔𝜔𝑖𝑖2 [𝐺𝐺𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) + ?̇?𝑣𝑐𝑐(𝑅𝑅 = 0)]+ 2𝜉𝜉
𝜔𝜔𝑖𝑖
𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)� (B.6) 
4a. Inverse Laplace Transform of (B.6): 
𝑣𝑣𝑐𝑐(𝑅𝑅) = �1 − 1
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑡𝑡 sin ��1 − 𝜉𝜉2𝜔𝜔𝑖𝑖𝑅𝑅 + 𝜙𝜙�� 𝑣𝑣𝑖𝑖(𝑅𝑅 = 0)+ 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)
𝜔𝜔𝑖𝑖2
−𝜔𝜔𝑖𝑖
2
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑡𝑡 sin ��1 − 𝜉𝜉2𝜔𝜔𝑖𝑖𝑅𝑅 − 𝜙𝜙�+ 2𝜉𝜉
𝜔𝜔𝑖𝑖
𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) 𝜔𝜔𝑖𝑖
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑡𝑡 sin ��1 − 𝜉𝜉2𝜔𝜔𝑖𝑖𝑅𝑅�+ ?̇?𝑣𝑐𝑐(𝑅𝑅 = 0)
𝜔𝜔𝑖𝑖2
𝜔𝜔𝑖𝑖
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑡𝑡 sin ��1 − 𝜉𝜉2𝜔𝜔𝑖𝑖𝑅𝑅� → 
174
175 
 
𝑣𝑣𝑐𝑐(𝑅𝑅) = �1 − 1
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑡𝑡 sin(𝜔𝜔𝑑𝑑𝑅𝑅 + 𝜙𝜙)� 𝑣𝑣𝑖𝑖(𝑅𝑅 = 0)+ 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)
𝜔𝜔𝑖𝑖2
−𝜔𝜔𝑖𝑖
2
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑡𝑡 sin(𝜔𝜔𝑑𝑑𝑅𝑅 − 𝜙𝜙)+ 2𝜉𝜉
𝜔𝜔𝑖𝑖
𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) 𝜔𝜔𝑖𝑖
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑡𝑡 sin(𝜔𝜔𝑑𝑑𝑅𝑅)+ ?̇?𝑣𝑐𝑐(𝑅𝑅 = 0)
𝜔𝜔𝑖𝑖2
𝜔𝜔𝑖𝑖
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑡𝑡 sin(𝜔𝜔𝑑𝑑𝑅𝑅) 
(B.7) 
5a. Response in the next sample time: 
𝑣𝑣𝑐𝑐(𝑇𝑇) = �1 − 1
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)� 𝑣𝑣𝑖𝑖(𝑅𝑅 = 0)+ 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)
𝜔𝜔𝑖𝑖2
−𝜔𝜔𝑖𝑖
2
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)+ 2𝜉𝜉
𝜔𝜔𝑖𝑖
𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) 𝜔𝜔𝑖𝑖
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)+ ?̇?𝑣𝑐𝑐(𝑅𝑅 = 0)
𝜔𝜔𝑖𝑖2
𝜔𝜔𝑖𝑖
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) 
(B.8) 
 
6a. Generalization of the solution (difference equation) 
𝑣𝑣𝑐𝑐(𝑘𝑘𝑇𝑇) = �1 − 1
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇 + 𝜙𝜙)� 𝑣𝑣𝑖𝑖�(𝑘𝑘 − 1)𝑇𝑇�
+ 𝑣𝑣𝑐𝑐�(𝑘𝑘 − 1)𝑇𝑇�
𝜔𝜔𝑠𝑠2 −𝜔𝜔𝑠𝑠
2
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇 − 𝜙𝜙)+ 2𝜉𝜉
𝜔𝜔𝑠𝑠
𝑣𝑣𝑐𝑐�(𝑘𝑘 − 1)𝑇𝑇� 𝜔𝜔𝑠𝑠
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇)
+ ?̇?𝑣𝑐𝑐�(𝑘𝑘 − 1)𝑇𝑇�
𝜔𝜔𝑠𝑠2 𝜔𝜔𝑠𝑠�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇) 
(B.9) 
7a. Model in B operator 
175
176 
 
𝑉𝑉𝑐𝑐(𝐵𝐵) = �1 − 1
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)� 𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)+ 𝐵𝐵𝑉𝑉𝑐𝑐(𝐵𝐵)
𝜔𝜔𝑖𝑖2
−𝜔𝜔𝑖𝑖
2
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)+ 2𝜉𝜉
𝜔𝜔𝑖𝑖
𝐵𝐵𝑉𝑉𝑐𝑐(𝐵𝐵) 𝜔𝜔𝑖𝑖
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)+ 𝐵𝐵?̇?𝑉𝑐𝑐(𝐵𝐵)
𝜔𝜔𝑖𝑖2
𝜔𝜔𝑖𝑖
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) 
(B.10) 
Equation (B.10) cannot be written in transfer function format due to the term 
?̇?𝑉𝑐𝑐(𝐵𝐵). However, remember that ?̇?𝑉𝑐𝑐(𝐵𝐵) = (1/𝐶𝐶𝑏𝑏)𝐼𝐼𝐿𝐿(𝐵𝐵). Therefore, this model with 
cross‐coupling can be written as: 
𝑉𝑉𝑐𝑐(𝐵𝐵) = �1 − 1
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)� 𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)+ 1
𝜔𝜔𝑖𝑖2
−𝜔𝜔𝑖𝑖
2
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵𝑉𝑉𝑐𝑐(𝐵𝐵)+ 2𝜉𝜉
𝜔𝜔𝑖𝑖
𝜔𝜔𝑖𝑖
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵𝑉𝑉𝑐𝑐(𝐵𝐵)+ 1
𝐶𝐶𝑏𝑏𝜔𝜔𝑖𝑖2
𝜔𝜔𝑖𝑖
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵𝐼𝐼𝐿𝐿(𝐵𝐵) →       
�1 + 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 − 2𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵�𝑉𝑉𝑐𝑐(𝐵𝐵)= �1 − 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)�𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)
+ 1
𝐶𝐶𝑏𝑏𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵𝐼𝐼𝐿𝐿(𝐵𝐵) 
(B.11) 
Solving (B.12) for 𝒌𝒌𝑮𝑮 = 𝑳𝑳(𝑽𝑽𝒌𝒌,𝑽𝑽𝑮𝑮) 
 
Substituting 𝑣𝑣𝑐𝑐(𝑅𝑅) = 1𝐶𝐶𝑓𝑓 ∫ 𝑖𝑖𝐿𝐿(𝑅𝑅)𝑇𝑇𝑅𝑅𝑡𝑡0 + 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) in the second ODE of (B.1) 
𝑣𝑣𝑖𝑖(𝑅𝑅) = 𝑘𝑘𝑏𝑏 𝑇𝑇𝑖𝑖𝐿𝐿(𝑅𝑅)𝑇𝑇𝑅𝑅 + 𝑅𝑅𝑖𝑖𝐿𝐿(𝑅𝑅) + 1𝐶𝐶𝑏𝑏 � 𝑖𝑖𝐿𝐿(𝑅𝑅)𝑇𝑇𝑅𝑅𝑡𝑡0 + 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) (B.12) 
 
2b. Laplace transform of differential equations 
176
177 
 
It is correct to model the output initial voltage as 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)1/𝐺𝐺, since this is a 
quantity higher than zero. So L(𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)1/𝐺𝐺) = 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) 
𝑉𝑉𝑖𝑖(𝐺𝐺) = 𝑘𝑘𝑏𝑏[𝐺𝐺𝐼𝐼𝐿𝐿(𝐺𝐺) − 𝑖𝑖𝐿𝐿(𝑅𝑅 = 0)] + 𝑅𝑅𝐼𝐼𝐿𝐿(𝐺𝐺) + 1𝐶𝐶𝑏𝑏 1𝐺𝐺 𝐼𝐼𝐿𝐿(𝐺𝐺) + 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) 1𝐺𝐺 → 
𝑉𝑉𝑖𝑖(𝐺𝐺) = �𝑘𝑘𝑏𝑏𝐺𝐺 + 𝑅𝑅 + 1𝐶𝐶𝑏𝑏 1𝐺𝐺� 𝐼𝐼𝐿𝐿(𝐺𝐺) − 𝑘𝑘𝑏𝑏𝑖𝑖𝐿𝐿(𝑅𝑅 = 0) + 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) 1𝐺𝐺 → 
𝑉𝑉𝑖𝑖(𝐺𝐺) = 𝑘𝑘𝑏𝑏 �𝐺𝐺 + 𝑅𝑅𝑏𝑏𝑘𝑘𝑏𝑏 + 1𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏 1𝐺𝐺� 𝐼𝐼𝐿𝐿(𝐺𝐺) − 𝑘𝑘𝑏𝑏𝑖𝑖𝐿𝐿(𝑅𝑅 = 0) + 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) 1𝐺𝐺 → 
𝑉𝑉𝑖𝑖(𝐺𝐺) = 𝑘𝑘𝑏𝑏 �𝐺𝐺2 + 2𝜉𝜉𝜔𝜔𝑠𝑠𝐺𝐺 + 𝜔𝜔𝑠𝑠2𝐺𝐺 � 𝐼𝐼𝐿𝐿(𝐺𝐺) − 𝑘𝑘𝑏𝑏𝑖𝑖𝐿𝐿(𝑅𝑅 = 0) + 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) 1𝐺𝐺 (B.13) 
3b. Substituting 𝑽𝑽𝒌𝒌(𝟓𝟓) = 𝒗𝒗𝒌𝒌(𝒕𝒕 = 𝟏𝟏)/𝟓𝟓 (latch effect), it gives 
𝑣𝑣𝑖𝑖(𝑅𝑅 = 0)
𝐺𝐺
= 𝑘𝑘𝑏𝑏 �𝐺𝐺2 + 2𝜉𝜉𝜔𝜔𝑠𝑠𝐺𝐺 + 𝜔𝜔𝑠𝑠2𝐺𝐺 � 𝐼𝐼𝐿𝐿(𝐺𝐺) − 𝑘𝑘𝑏𝑏𝑖𝑖𝐿𝐿(𝑅𝑅 = 0) + 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) 1𝐺𝐺  → 
 
𝑣𝑣𝑖𝑖(𝑅𝑅 = 0) = 𝑘𝑘𝑏𝑏[𝐺𝐺2 + 2𝜉𝜉𝜔𝜔𝑠𝑠𝐺𝐺 + 𝜔𝜔𝑠𝑠2]𝐼𝐼𝐿𝐿(𝐺𝐺) − 𝑘𝑘𝑏𝑏𝐺𝐺𝑖𝑖𝐿𝐿(𝑅𝑅 = 0) + 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)  → 
 
𝑘𝑘𝑏𝑏[𝐺𝐺2 + 2𝜉𝜉𝜔𝜔𝑠𝑠𝐺𝐺 + 𝜔𝜔𝑠𝑠2]𝐼𝐼𝐿𝐿(𝐺𝐺) = 𝑣𝑣𝑖𝑖(𝑅𝑅 = 0) + 𝑘𝑘𝑏𝑏𝐺𝐺𝑖𝑖𝐿𝐿(𝑅𝑅 = 0) − 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)  → 
 
𝐼𝐼𝐿𝐿(𝐺𝐺) = 1𝑘𝑘𝑏𝑏(𝐺𝐺2 + 2𝜉𝜉𝜔𝜔𝑠𝑠𝐺𝐺 + 𝜔𝜔𝑠𝑠2) �𝑣𝑣𝑖𝑖(𝑅𝑅 = 0) + 𝑘𝑘𝑏𝑏𝐺𝐺𝑖𝑖𝐿𝐿(𝑅𝑅 = 0) − 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)�  → 
 
𝐼𝐼𝐿𝐿(𝐺𝐺) = 𝐶𝐶𝑏𝑏𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏(𝐺𝐺2 + 2𝜉𝜉𝜔𝜔𝑠𝑠𝐺𝐺 + 𝜔𝜔𝑠𝑠2) �𝑣𝑣𝑖𝑖(𝑅𝑅 = 0) + 𝑘𝑘𝑏𝑏𝐺𝐺𝑖𝑖𝐿𝐿(𝑅𝑅 = 0) − 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)�  → 
 
𝐼𝐼𝐿𝐿(𝐺𝐺) = 𝜔𝜔𝑠𝑠2𝐺𝐺2 + 2𝜉𝜉𝜔𝜔𝑠𝑠𝐺𝐺 + 𝜔𝜔𝑠𝑠2 �𝐶𝐶𝑏𝑏𝑣𝑣𝑖𝑖(𝑅𝑅 = 0) + 𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏𝐺𝐺𝑖𝑖𝐿𝐿(𝑅𝑅 = 0) − 𝐶𝐶𝑏𝑏𝑣𝑣𝑐𝑐(𝑅𝑅 = 0)� (B.14) 
4b. Inverse Laplace transform 
𝑖𝑖𝐿𝐿(𝑅𝑅) = 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑡𝑡 sin ��1 − 𝜉𝜉2𝜔𝜔𝑖𝑖𝑅𝑅� 𝑣𝑣𝑖𝑖(𝑅𝑅 = 0)+ 𝑘𝑘𝑏𝑏𝐶𝐶𝑏𝑏 −𝜔𝜔𝑖𝑖2
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑡𝑡 sin ��1 − 𝜉𝜉2𝜔𝜔𝑖𝑖𝑅𝑅 − 𝜙𝜙� 𝑖𝑖𝐿𝐿(𝑅𝑅 = 0)
− 𝐶𝐶𝑏𝑏
𝜔𝜔𝑖𝑖
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑡𝑡 sin ��1 − 𝜉𝜉2𝜔𝜔𝑖𝑖𝑅𝑅� 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) → 
177
178 
 
𝑖𝑖𝐿𝐿(𝑅𝑅) = 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑡𝑡 sin(𝜔𝜔𝑑𝑑𝑅𝑅) 𝑣𝑣𝑖𝑖(𝑅𝑅 = 0)+ 1
𝜔𝜔𝑖𝑖2
−𝜔𝜔𝑖𝑖
2
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑡𝑡 sin(𝜔𝜔𝑑𝑑𝑅𝑅 − 𝜙𝜙) 𝑖𝑖𝐿𝐿(𝑅𝑅 = 0)
− 𝐶𝐶𝑏𝑏
𝜔𝜔𝑖𝑖
�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑡𝑡 sin(𝜔𝜔𝑑𝑑𝑅𝑅) 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) 
(B.15) 
5b. Response in the next sample instant 
𝑖𝑖𝐿𝐿(𝑇𝑇) = 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2
𝜔𝜔𝑖𝑖�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) 𝑣𝑣𝑖𝑖(𝑅𝑅 = 0)
−
𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙) 𝑖𝑖𝐿𝐿(𝑅𝑅 = 0)
− 𝐶𝐶𝑏𝑏
𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑖𝑖�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) → 
𝑖𝑖𝐿𝐿(𝑇𝑇) = 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) 𝑣𝑣𝑖𝑖(𝑅𝑅 = 0)
−
𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙) 𝑖𝑖𝐿𝐿(𝑅𝑅 = 0)
− 𝐶𝐶𝑏𝑏
𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) 𝑣𝑣𝑐𝑐(𝑅𝑅 = 0) 
(B.16) 
6b. Generalization of the solution (difference equation) 
𝑖𝑖𝐿𝐿(𝑘𝑘𝑇𝑇) = 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝑣𝑣𝑖𝑖�(𝑘𝑘 − 1)𝑇𝑇�
−
𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙) 𝑖𝑖𝐿𝐿�(𝑘𝑘 − 1)𝑇𝑇�
− 𝐶𝐶𝑏𝑏
𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) 𝑣𝑣𝑐𝑐�(𝑘𝑘 − 1)𝑇𝑇� 
(B.17) 
7b. Model in B operator 
𝐼𝐼𝐿𝐿(𝐵𝐵) = 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵) − 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵𝐼𝐼𝐿𝐿(𝐵𝐵)
− 𝐶𝐶𝑏𝑏
𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵𝑉𝑉𝑐𝑐(𝐵𝐵) → 
 
178
179 
 
�1 + 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵� 𝐼𝐼𝐿𝐿(𝐵𝐵)= 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵) − 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵𝑉𝑉𝑐𝑐(𝐵𝐵)
→ 
𝐼𝐼𝐿𝐿(𝐵𝐵) = 11 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵[𝑉𝑉𝑖𝑖(𝐵𝐵)
− 𝑉𝑉𝑐𝑐(𝐵𝐵)] (B.18) 
8. Solving the coupling equations (B.11) and (B.18), here reported, to obtain the 
independent transfer functions yields to 
 
�1 + 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 − 2𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵�𝑉𝑉𝑐𝑐(𝐵𝐵)= �1 − 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)�𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)
+ 1
𝐶𝐶𝑏𝑏𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵𝐼𝐼𝐿𝐿(𝐵𝐵) 
(B.19) 
𝐼𝐼𝐿𝐿(𝐵𝐵) = 11 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵[𝑉𝑉𝑖𝑖(𝐵𝐵)
− 𝑉𝑉𝑐𝑐(𝐵𝐵)] (B.20) 
 
�1 + 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 − 2𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵� 𝑉𝑉𝑐𝑐(𝐵𝐵)= �1 − 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)� 𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)+ 1
𝐶𝐶𝑏𝑏𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) 𝐵𝐵21 +𝜔𝜔𝑠𝑠𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇− 𝜙𝜙)𝐵𝐵𝐶𝐶𝑓𝑓 𝜔𝜔𝑠𝑠2𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇) [𝑉𝑉𝑖𝑖(𝐵𝐵)
−𝑉𝑉𝑐𝑐(𝐵𝐵)] → 
 
�1 + 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 − 2𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵� 𝑉𝑉𝑐𝑐(𝐵𝐵)= �1 − 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)� 𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)+ 𝐵𝐵21 +𝜔𝜔𝑠𝑠𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇− 𝜙𝜙)𝐵𝐵 �𝜔𝜔𝑠𝑠2𝜔𝜔𝑇𝑇2 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin2(𝜔𝜔𝑑𝑑𝑇𝑇)𝑉𝑉𝑖𝑖(𝐵𝐵)
−
𝜔𝜔𝑠𝑠2
𝜔𝜔𝑇𝑇
2 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin2(𝜔𝜔𝑑𝑑𝑇𝑇)𝑉𝑉𝑐𝑐(𝐵𝐵)� → 
179
180 
 
�1 + 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 − 2𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵
+ 𝐵𝐵21 +𝜔𝜔𝑠𝑠𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇− 𝜙𝜙)𝐵𝐵𝜔𝜔𝑠𝑠2𝜔𝜔𝑇𝑇2 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin2(𝜔𝜔𝑑𝑑𝑇𝑇)� 𝑉𝑉𝑐𝑐(𝐵𝐵)= �1 − 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)� 𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)+ 𝐵𝐵21 +𝜔𝜔𝑠𝑠𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇− 𝜙𝜙)𝐵𝐵𝜔𝜔𝑠𝑠2𝜔𝜔𝑇𝑇2 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin2(𝜔𝜔𝑑𝑑𝑇𝑇)𝑉𝑉𝑖𝑖(𝐵𝐵) → 
 
 Terms of 𝑽𝑽𝑮𝑮(𝑩𝑩) (numerator) 
 
�1 + 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 − 2𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵� �1+ 𝜔𝜔𝑠𝑠
𝜔𝜔𝑇𝑇
𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇 − 𝜙𝜙)𝐵𝐵� + (𝜔𝜔𝑠𝑠2/𝜔𝜔𝑇𝑇2)𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin2(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵2 → 
 1 + 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 + 𝜔𝜔𝑠𝑠𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇 − 𝜙𝜙)𝐵𝐵+ �𝜔𝜔𝑖𝑖2
𝜔𝜔𝑑𝑑
2� 𝑘𝑘
−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin2(𝜔𝜔𝑇𝑇𝑇𝑇 − 𝜙𝜙)𝐵𝐵2 − 2𝜉𝜉𝜔𝜔𝑠𝑠𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇)𝐵𝐵
− 2𝜉𝜉(𝜔𝜔𝑖𝑖2/𝜔𝜔𝑑𝑑2)𝑘𝑘−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇) sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵2+ (𝜔𝜔𝑖𝑖2/𝜔𝜔𝑑𝑑2)𝑘𝑘−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin2(𝜔𝜔𝑇𝑇𝑇𝑇)𝐵𝐵2 → 
 1 + �2𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙) − 2𝜉𝜉𝜔𝜔𝑠𝑠𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇)�𝐵𝐵+ �𝜔𝜔𝑖𝑖2
𝜔𝜔𝑑𝑑
2 𝑘𝑘
−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin2(𝜔𝜔𝑇𝑇𝑇𝑇 − 𝜙𝜙)
− 2𝜉𝜉(𝜔𝜔𝑖𝑖2/𝜔𝜔𝑑𝑑2)𝑘𝑘−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇) sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)+ (𝜔𝜔𝑖𝑖2/𝜔𝜔𝑑𝑑2)𝑘𝑘−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin2(𝜔𝜔𝑇𝑇𝑇𝑇)� 𝐵𝐵2 → 
 
 Terms of 𝑽𝑽𝑮𝑮(𝑩𝑩) (numerator) – B terms 
 2𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙) − 2𝜉𝜉𝜔𝜔𝑠𝑠𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇)= 2𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇[sin(𝜔𝜔𝑑𝑑𝑇𝑇) cos(𝜙𝜙) − sin(𝜙𝜙) cos (𝜔𝜔𝑑𝑑𝑇𝑇)]
−
2𝜉𝜉𝜔𝜔𝑠𝑠
𝜔𝜔𝑇𝑇
𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇) → 
 
Grouping the 1st term with the 3rd  yields to 
180
181 
 
 2𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇[sin(𝜔𝜔𝑑𝑑𝑇𝑇) cos(𝜙𝜙) − 𝜉𝜉 sin(𝜔𝜔𝑇𝑇𝑇𝑇)] − 2𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜙𝜙) cos (𝜔𝜔𝑑𝑑𝑇𝑇) 
 
Since cos(𝜙𝜙) = 𝜉𝜉 ,sin(𝜙𝜙) = �1 − 𝜉𝜉2 and 𝜔𝜔𝑑𝑑 = 𝜔𝜔𝑖𝑖�1 − 𝜉𝜉2, it implies  2𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇[sin(𝜔𝜔𝑑𝑑𝑇𝑇) cos(𝜙𝜙) − 𝜉𝜉 sin(𝜔𝜔𝑇𝑇𝑇𝑇)] − 2𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜙𝜙) cos(𝜔𝜔𝑑𝑑𝑇𝑇)= 2𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 [sin(𝜔𝜔𝑑𝑑𝑇𝑇) 𝜉𝜉 − 𝜉𝜉 sin(𝜔𝜔𝑇𝑇𝑇𝑇)]�����������������
=0
− 2 𝜔𝜔𝑖𝑖
𝜔𝜔𝑖𝑖�1 − 𝜉𝜉2 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇�1 − 𝜉𝜉2 cos(𝜔𝜔𝑑𝑑𝑇𝑇) 
 2𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇[sin(𝜔𝜔𝑑𝑑𝑇𝑇) cos(𝜙𝜙) − 𝜉𝜉 sin(𝜔𝜔𝑇𝑇𝑇𝑇)] − 2𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜙𝜙) cos (𝜔𝜔𝑑𝑑𝑇𝑇)= −2𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇cos (𝜔𝜔𝑑𝑑𝑇𝑇) 
 
 Terms of 𝑽𝑽𝑮𝑮(𝑩𝑩) (numerator) – B2 terms 
 
𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
2 𝑘𝑘
−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin2(𝜔𝜔𝑇𝑇𝑇𝑇 − 𝜙𝜙) − 2𝜉𝜉(𝜔𝜔𝑖𝑖2/𝜔𝜔𝑑𝑑2)𝑘𝑘−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇) sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)+ (𝜔𝜔𝑖𝑖2/𝜔𝜔𝑑𝑑2)𝑘𝑘−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin2(𝜔𝜔𝑇𝑇𝑇𝑇) 
 
𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
2 [sin2(𝜔𝜔𝑇𝑇𝑇𝑇 − 𝜙𝜙) − 2𝜉𝜉 sin(𝜔𝜔𝑇𝑇𝑇𝑇) sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙) + sin2(𝜔𝜔𝑇𝑇𝑇𝑇)]���������������������������������������
=1
𝑘𝑘−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 = 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 
 
 Terms of 𝑽𝑽𝒌𝒌(𝑩𝑩) (numerator) 
 
�1 − 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)� 𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)+ 𝐵𝐵21 +𝜔𝜔𝑠𝑠𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇− 𝜙𝜙)𝐵𝐵𝜔𝜔𝑠𝑠2𝜔𝜔𝑇𝑇2 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin2(𝜔𝜔𝑑𝑑𝑇𝑇)𝑉𝑉𝑖𝑖(𝐵𝐵) → 
�1 − 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)� �1 +𝜔𝜔𝑠𝑠𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇− 𝜙𝜙)𝐵𝐵�𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)+ 𝜔𝜔𝑠𝑠2
𝜔𝜔𝑇𝑇
2 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin2(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵2𝑉𝑉𝑖𝑖(𝐵𝐵) → 
 
181
182 
 
�1 + 𝜔𝜔𝑠𝑠
𝜔𝜔𝑇𝑇
𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇 − 𝜙𝜙)𝐵𝐵− 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)
−
𝜔𝜔𝑠𝑠2
𝜔𝜔𝑇𝑇
2 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙) sin(𝜔𝜔𝑇𝑇𝑇𝑇− 𝜙𝜙)𝐵𝐵�𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)+ 𝜔𝜔𝑠𝑠2
𝜔𝜔𝑇𝑇
2 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin2(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵2𝐸𝐸𝑖𝑖(𝐵𝐵) → 
 
�1− 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)�𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)+ �𝜔𝜔𝑠𝑠
𝜔𝜔𝑇𝑇
𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇− 𝜙𝜙) −𝜔𝜔𝑠𝑠2𝜔𝜔𝑇𝑇2 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙) sin(𝜔𝜔𝑇𝑇𝑇𝑇− 𝜙𝜙)+𝜔𝜔𝑠𝑠2
𝜔𝜔𝑇𝑇
2 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin2(𝜔𝜔𝑑𝑑𝑇𝑇)� 𝐵𝐵2𝑉𝑉𝑖𝑖(𝐵𝐵) 
 
 Terms of 𝑽𝑽𝒌𝒌(𝑩𝑩) (numerator) – B terms 
 1 − 𝜔𝜔𝑠𝑠
𝜔𝜔𝑇𝑇
𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇 + 𝜙𝜙)= 1 − 𝜔𝜔𝑠𝑠
𝜔𝜔𝑇𝑇
𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇) cos(𝜙𝜙) − 𝜔𝜔𝑠𝑠𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜙𝜙) cos(𝜔𝜔𝑇𝑇𝑇𝑇) → 1 − 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) cos(𝜙𝜙) − 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜙𝜙) cos(𝜔𝜔𝑑𝑑𝑇𝑇)= 1 − 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) 𝜉𝜉 − 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇�1 − 𝜉𝜉2 cos(𝜔𝜔𝑑𝑑𝑇𝑇) → 
 1 − 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) 𝜉𝜉 − 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇�1 − 𝜉𝜉2 cos(𝜔𝜔𝑑𝑑𝑇𝑇)= 1 − 𝜉𝜉𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) − 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 cos(𝜔𝜔𝑑𝑑𝑇𝑇) 
 
 Terms of 𝑽𝑽𝒌𝒌(𝑩𝑩) (numerator) – B2 terms 
 
𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙) − 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑2 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇 + 𝜙𝜙) sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)+ 𝜔𝜔𝑖𝑖2
𝜔𝜔𝑑𝑑
2 𝑘𝑘
−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin2(𝜔𝜔𝑇𝑇𝑇𝑇) = 
 
𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇[sin(𝜔𝜔𝑑𝑑𝑇𝑇) cos(𝜙𝜙) − sin(𝜙𝜙) cos(𝜔𝜔𝑑𝑑𝑇𝑇)]+ 𝜔𝜔𝑠𝑠2
𝜔𝜔𝑇𝑇
2 [sin2(𝜔𝜔𝑑𝑑𝑇𝑇) − sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙) sin(𝜔𝜔𝑇𝑇𝑇𝑇− 𝜙𝜙)]
�������������������������������=1 𝑘𝑘
−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 → 
 
182
183 
 
𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇[sin(𝜔𝜔𝑑𝑑𝑇𝑇) cos(𝜙𝜙) − sin(𝜙𝜙) cos(𝜔𝜔𝑑𝑑𝑇𝑇)] + 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇= 𝜉𝜉𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) − 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 cos(𝜔𝜔𝑑𝑑𝑇𝑇) + 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 
 
Therefore 
  
�1 − 2𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 cos(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵 + 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇𝐵𝐵2�𝑉𝑉𝑐𝑐(𝐵𝐵)= ��1 − 𝜉𝜉𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) − 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 cos(𝜔𝜔𝑑𝑑𝑇𝑇)�𝐵𝐵+ �𝜉𝜉𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) − 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 cos(𝜔𝜔𝑑𝑑𝑇𝑇) + 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇� 𝐵𝐵2� 𝑉𝑉𝑖𝑖(𝐵𝐵) → 
 
𝑉𝑉𝑐𝑐(𝐵𝐵)
𝑉𝑉𝑖𝑖(𝐵𝐵) = 𝑅𝑅𝑠𝑠𝑢𝑢𝑚𝑚1𝐵𝐵+ 𝑓𝑓𝑠𝑠𝑢𝑢𝑚𝑚1𝐵𝐵21 − 2𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 cos(𝜔𝜔𝑇𝑇𝑇𝑇)𝐵𝐵+ 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇𝐵𝐵2 (B.21) 
where 
𝑅𝑅𝑖𝑖𝑛𝑛𝑏𝑏1 = 1 − 𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) − 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 cos(𝜔𝜔𝑑𝑑𝑇𝑇) 
𝑓𝑓𝑖𝑖𝑛𝑛𝑏𝑏1 = 𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) − 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 cos(𝜔𝜔𝑑𝑑𝑇𝑇) + 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 
By considering that 𝑩𝑩 = 𝑯𝑯−𝟏𝟏, the single‐phase form of (4.9) is derived 
 
𝑉𝑉𝑐𝑐(𝐵𝐵)
𝑉𝑉𝑖𝑖(𝐵𝐵) = 𝑅𝑅𝑖𝑖𝑛𝑛𝑏𝑏1𝑧𝑧−1 + 𝑓𝑓𝑖𝑖𝑛𝑛𝑏𝑏1𝑧𝑧−21 − 2𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 𝑐𝑐𝐼𝐼𝐺𝐺(𝜔𝜔𝑑𝑑𝑇𝑇) 𝑧𝑧−1 + 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇𝑧𝑧−2. (B.22) 
Using similar development, from (B.11) we can achieve 
 
�1 + 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 − 2𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵� 𝑉𝑉𝑐𝑐(𝐵𝐵)= �1 − 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)� 𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)
+ 1
𝐶𝐶𝑏𝑏𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵𝐼𝐼𝐿𝐿(𝐵𝐵) →     
𝑉𝑉𝑐𝑐(𝐵𝐵)
= �1 − 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)� 𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵) + 1𝐶𝐶𝑏𝑏𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵
�1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 − 2𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵� 𝐼𝐼𝐿𝐿(𝐵𝐵)  
183
184 
 
 
Substituting 𝑉𝑉𝑐𝑐(𝐵𝐵) in (B.18) 
 
𝐼𝐼𝐿𝐿(𝐵𝐵) = 11 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵[𝑉𝑉𝑖𝑖(𝐵𝐵) − 𝑉𝑉𝑐𝑐(𝐵𝐵)]
→ 
 
𝐼𝐼𝐿𝐿(𝐵𝐵)= 11 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)
−
11 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵 �1 − 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)� 𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵) + 1𝐶𝐶𝑏𝑏𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵𝐼𝐼𝐿𝐿(𝐵𝐵)
�1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 − 2𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵�
→ 
 
𝐼𝐼𝐿𝐿(𝐵𝐵)= 1
�1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵�𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)
−
�1 − 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)�
�1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵� �1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 − 2𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵�𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵2𝑉𝑉𝑖𝑖(𝐵𝐵)
−
1
�1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵� �1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 − 2𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵�𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
2 𝑘𝑘
−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin2(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵2𝐼𝐼𝐿𝐿(𝐵𝐵) 
→ 
 
𝐼𝐼𝐿𝐿(𝐵𝐵)+ 1
�1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵� �1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 − 2𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵�𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
2 𝑘𝑘
−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin2(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵2𝐼𝐼𝐿𝐿(𝐵𝐵)
= 1
�1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵�𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)
−
�1 − 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)�
�1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵� �1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 − 2𝜉𝜉𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵�𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵2𝑉𝑉𝑖𝑖(𝐵𝐵)
→ 
 
184
185 
 
�1 + 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵� �1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵
−
2𝜉𝜉𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵� 𝐼𝐼𝐿𝐿(𝐵𝐵) + 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑2 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin2(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵2𝐼𝐼𝐿𝐿(𝐵𝐵)= �1 + 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵
−
2𝜉𝜉𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵� 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵𝑉𝑉𝑖𝑖(𝐵𝐵)
− �1 − 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)� 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵2𝑉𝑉𝑖𝑖(𝐵𝐵) → 
 
�1 + 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵� �1 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵
−
2𝜉𝜉𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵� 𝐼𝐼𝐿𝐿(𝐵𝐵) + 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑2 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin2(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵2𝐼𝐼𝐿𝐿(𝐵𝐵)= (𝐵𝐵 − 𝐵𝐵2)𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝑉𝑉𝑖𝑖(𝐵𝐵)+ 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 [sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙) − 2𝜉𝜉 sin(𝜔𝜔𝑑𝑑𝑇𝑇) + sin(𝜔𝜔𝑑𝑑𝑇𝑇 + 𝜙𝜙)]�������������������������������
=0
𝐶𝐶𝑏𝑏
𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵2𝑉𝑉𝑖𝑖(𝐵𝐵) → 
 
�1 + 𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 + 𝜔𝜔𝑠𝑠𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇 − 𝜙𝜙)𝐵𝐵+ �𝜔𝜔𝑖𝑖2
𝜔𝜔𝑑𝑑
2� 𝑘𝑘
−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin2(𝜔𝜔𝑇𝑇𝑇𝑇 − 𝜙𝜙)𝐵𝐵2 − 2𝜉𝜉𝜔𝜔𝑠𝑠𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇)𝐵𝐵
− 2𝜉𝜉 �𝜔𝜔𝑖𝑖2
𝜔𝜔𝑑𝑑
2� 𝑘𝑘
−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇) sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵2
+ 𝜔𝜔𝑠𝑠2
𝜔𝜔𝑇𝑇
2 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin2(𝜔𝜔𝑇𝑇𝑇𝑇) 𝐵𝐵2� 𝐼𝐼𝑘𝑘(𝐵𝐵) = (𝐵𝐵 − 𝐵𝐵2)𝐶𝐶𝑓𝑓 𝜔𝜔𝑠𝑠2𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇) 𝑉𝑉𝑖𝑖(𝐵𝐵) → 
 
�1 + �2𝜔𝜔𝑖𝑖
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙) − 2𝜉𝜉𝜔𝜔𝑠𝑠𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇)�𝐵𝐵+ 𝜔𝜔𝑖𝑖2
𝜔𝜔𝑑𝑑
2 𝑘𝑘
−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇[sin2(𝜔𝜔𝑇𝑇𝑇𝑇 − 𝜙𝜙) − 2𝜉𝜉 sin(𝜔𝜔𝑇𝑇𝑇𝑇) sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)
+ sin2(𝜔𝜔𝑇𝑇𝑇𝑇)]𝐵𝐵2� 𝐼𝐼𝑘𝑘(𝐵𝐵) = (𝐵𝐵 − 𝐵𝐵2)𝐶𝐶𝑓𝑓 𝜔𝜔𝑠𝑠2𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇) 𝑉𝑉𝑖𝑖(𝐵𝐵) → 
�1 − 2𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇cos (𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵 + 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇𝐵𝐵2�𝐼𝐼𝑘𝑘(𝐵𝐵) = (𝐵𝐵 − 𝐵𝐵2)𝐶𝐶𝑓𝑓 𝜔𝜔𝑠𝑠2𝜔𝜔𝑇𝑇 𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇) 𝑉𝑉𝑖𝑖(𝐵𝐵) → 
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𝐼𝐼𝐿𝐿(𝐵𝐵)
𝑉𝑉𝑖𝑖(𝐵𝐵) = �𝐶𝐶𝑓𝑓 𝜔𝜔𝑠𝑠
2
𝜔𝜔𝑇𝑇
𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇 sin(𝜔𝜔𝑇𝑇𝑇𝑇)� (𝐵𝐵 − 𝐵𝐵2)1− 2𝑘𝑘−𝜉𝜉𝜔𝜔𝑠𝑠𝑇𝑇cos (𝜔𝜔𝑇𝑇𝑇𝑇)𝐵𝐵+ 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇𝐵𝐵2 
 
By considering that 𝐵𝐵 = 𝑧𝑧−1, the single‐phase form of (4.10) is derived. This is 
the overall transfer function 𝐼𝐼𝐿𝐿(𝑧𝑧)/𝑉𝑉𝑖𝑖(𝑧𝑧) including output voltage feedback, i.e. 𝑉𝑉𝑐𝑐 
 
𝐼𝐼𝐿𝐿(𝑧𝑧)
𝑉𝑉𝑖𝑖(𝑧𝑧) = �𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖
2
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)� (𝑧𝑧−1 − 𝑧𝑧−2)1 − 2𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 cos(𝜔𝜔𝑑𝑑𝑇𝑇) 𝑧𝑧−1 + 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇𝑧𝑧−2. (B.23) 
 
The transfer function between the inductor current and capacitor voltage is 
derived according to (B.22) and (B.23) 
 
𝑉𝑉𝑐𝑐(𝑧𝑧)
𝐼𝐼𝐿𝐿(𝑧𝑧) = 𝑉𝑉𝑐𝑐(𝑧𝑧)𝑉𝑉𝑖𝑖(𝑧𝑧) ∙ 𝑉𝑉𝑖𝑖(𝑧𝑧)𝐼𝐼𝐿𝐿(𝑧𝑧) → 
 
𝑉𝑉𝑐𝑐(𝑧𝑧)
𝐼𝐼𝐿𝐿(𝑧𝑧) = 𝑅𝑅𝑖𝑖𝑛𝑛𝑏𝑏1𝑧𝑧−1 + 𝑓𝑓𝑖𝑖𝑛𝑛𝑏𝑏1𝑧𝑧−21 − 2𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 cos(𝜔𝜔𝑑𝑑𝑇𝑇) 𝑧𝑧−1 + 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇𝑧𝑧−2 
 
∙
1 − 2𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 cos(𝜔𝜔𝑑𝑑𝑇𝑇) 𝑧𝑧−1 + 𝑘𝑘−2𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇𝑧𝑧−2
�𝐶𝐶𝑏𝑏
𝜔𝜔𝑖𝑖2
𝜔𝜔𝑑𝑑
𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)� (𝑧𝑧−1 − 𝑧𝑧−2) → 
 
𝑉𝑉𝑐𝑐(𝑧𝑧)
𝐼𝐼𝐿𝐿(𝑧𝑧) = 𝑅𝑅𝑖𝑖𝑛𝑛𝑏𝑏1𝑧𝑧−1 + 𝑓𝑓𝑖𝑖𝑛𝑛𝑏𝑏1𝑧𝑧−2𝑧𝑧−2�𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)� (𝑧𝑧−1 − 𝑧𝑧−2) 
 
The single‐phase form of (4.12) is derived 
 
𝑉𝑉𝑐𝑐(𝑧𝑧)
𝐼𝐼𝐿𝐿(𝑧𝑧) = 𝑅𝑅𝑖𝑖𝑛𝑛𝑏𝑏1 + 𝑓𝑓𝑖𝑖𝑛𝑛𝑏𝑏1 𝑧𝑧−1�𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)� (1 − 𝑧𝑧−1). (B.24) 
Repeating (B.18) 
 
𝐼𝐼𝐿𝐿(𝐵𝐵) = 11 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙)𝐵𝐵 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇)𝐵𝐵[𝑉𝑉𝑖𝑖(𝐵𝐵)
− 𝑉𝑉𝑐𝑐(𝐵𝐵)] (B.25) 
By considering that 𝐵𝐵 = 𝑧𝑧−1, the single‐phase form of (4.7) is derived 
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187 
 
      
𝐼𝐼𝐿𝐿(𝑧𝑧)= 11 + 𝜔𝜔𝑖𝑖𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇 − 𝜙𝜙) 𝑧𝑧−1 𝐶𝐶𝑏𝑏 𝜔𝜔𝑖𝑖2𝜔𝜔𝑑𝑑 𝑘𝑘−𝜉𝜉𝜔𝜔𝑛𝑛𝑇𝑇 sin(𝜔𝜔𝑑𝑑𝑇𝑇) 𝑧𝑧−1[𝑉𝑉𝑖𝑖(𝑧𝑧)
− 𝑉𝑉𝑐𝑐(𝑧𝑧)] (B.26) 
The single‐phase representation of Fig. 4.2 is shown below. 
+ IL Vc(z)
IL(z)
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Fig. B.1.  Discrete‐time block diagram of an LC filter ‐ single‐phase representation of Fig. 
4.2 
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